FemtoClock® Crystal-to-2.5V, 3.3V LVPECL **Clock Multiplier**

843081I-01

PRODUCT DISCONTINUATION NOTICE - LAST TIME BUY EXPIRES NOVEMBER 2, 2016

DATA SHEET

GENERAL DESCRIPTION

The 843081I-01 is an Ethernet Clock Multiplier. The 843081I-01 accepts a crystal reference of 19.6MHz - 28MHz. The 843081I-01 has excellent 1ps or lower phase jitter performance, over the 1.875MHz - 20MHz integration range. The 843081I-01 is packaged in a small 8-pin TSSOP, making it ideal for use in systems with limited board space.


FEATURES

- · One differential LVPECL output
- One crystal oscillator interface: 19.6MHz 28MHz
- Output frequency range: 490MHz 700MHz
- VCO range: 490MHz 700MHz
- RMS phase jitter @ 625MHz using a 25MHz reference (1.875MHz - 20MHz): 0.32ps (typical)
- 3.3V or 2.5V operating supply
- -40°C to 85°C ambient operating temperature
- · Available in lead-free RoHS compliant package
- For functional replacement part use 843071

FREQUENCY EXAMPLE FUNCTION TABLE

Input	M/N (Multiplier)	Output Frequencies (MHz)
XTAL (MHz)	w/w (wattiplier)	Output Frequencies (WHZ)
20	25	500
25	25	625
28	25	700

BLOCK DIAGRAM



PIN ASSIGNMENT



8-Lead TSSOP 4.40mm x 3.0mm x 0.925mm package body G Package Top View



TABLE 1. PIN DESCRIPTIONS

Number	Name	Туре		Description
1	V _{CCA}	Power		Analog supply pin.
2, 3	XTAL_OUT, XTAL_IN	Input		Crystal oscillator interface. XTAL_IN is the input, XTAL_OUT is the output.
4	V _{EE}	Power		Negative supply pin.
5	OE	Input	Pullup	Output enable pin. When HIGH, Q output is enabled. When LOW, forces Q to HiZ state. LVCMOS/LVTTL interface levels.
6, 7	nQ, Q	Output		Differential clock outputs. LVPECL interface levels.
8	V _{cc}	Power		Core supply pin.

NOTE: *Pullup* refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
R _{PULLUP}	Input Pullup Resistor			51		kΩ



ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{CC} 4.6V

Inputs, $V_{\rm I}$ -0.5V to $V_{\rm CC}$ + 0.5V

Outputs, $I_{\rm O}$

Continuous Current 50mA Surge Current 100mA

Package Thermal Impedance, $\theta_{JA} - 101.7^{\circ}\text{C/W}$ (0 mps)

Storage Temperature, T_{STG} -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 3A. Power Supply DC Characteristics, $V_{CC} = V_{CCA} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{cc}	Core Supply Voltage		3.135	3.3	3.465	V
V _{CCA}	Analog Supply Voltage		3.135	3.3	3.465	V
I _{cc}	Power Supply Current			72		mA
I _{CCA}	Analog Supply Current			12		mA
I _{EE}	Power Supply Current			78		mA

Table 3B. Power Supply DC Characteristics, $V_{CC} = V_{CCA} = 2.5V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{cc}	Core Supply Voltage		2.375	2.5	2.625	V
V _{CCA}	Analog Supply Voltage		2.375	2.5	2.625	V
I _{cc}	Power Supply Current			60		mA
I _{CCA}	Analog Supply Current			12		mA
I _{EE}	Power Supply Current			73		mA

 $\textbf{TABLE 3C. LVCMOS/LVTTL DC Characteristics, V}_{\text{CC}} = V_{\text{CCA}} = 3.3 \text{V} \pm 5\% \text{ or } 2.5 \text{V} \pm 5\%, \text{Ta} = -40 ^{\circ}\text{C} \text{ to } 85 ^{\circ}\text{C}$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Voltage	$V_{CC} = 3.3V$	2		V _{cc} + 0.3	V
V _{IH}	Input High Voltage	V _{CC} = 2.5V	1.7		V _{CC} + 0.3	V
V _{IL}	Input Low Voltage	V _{CC} = 3.3V	-0.3		0.8	V
		V _{CC} = 2.5V	-0.3		0.7	V
I _{IH}	Input High Current	$V_{CC} = V_{IN} = 3.465 V \text{ or } 2.625 V$			5	μA
I _{II}	Input Low Current	$V_{CC} = 3.465 \text{V or } 2.625 \text{V, } V_{IN} = 0 \text{V}$	-150			μΑ



Table 3D. LVPECL DC Characteristics, $V_{CC} = V_{CCA} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$, Ta = $-40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OH}	Output High Voltage; NOTE 1		V _{cc} - 1.4		V _{cc} - 0.9	V
V _{OL}	Output Low Voltage; NOTE 1		V _{cc} - 2.0		V _{cc} - 1.7	V
V _{SWING}	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs terminated with 50Ω to $\rm V_{\rm CC}$ - 2V

TABLE 4. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		Fundamental			
Frequency		19.6		28	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF
Drive Level				1	mW

Table 5A. AC Characteristics, $V_{CC} = V_{CCA} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{out}	Output Frequency		490		700	MHz
tjit(Ø)	RMS Phase Jitter (Random); NOTE 1	625MHz @ Integration Range: 1.875MHz - 20MHz		0.32		ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	125		600	ps
odc	Output Duty Cycle	XTAL = 25MHz	45		55	%


NOTE 1: Please refer to the Phase Noise Plot following this section.


Table 5B. AC Characteristics, $V_{\text{CC}} = V_{\text{CCA}} = 2.5 V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{out}	Output Frequency		490		700	MHz
tjit(Ø)	RMS Phase Jitter (Random); NOTE 1	625MHz @ Integration Range: 1.875MHz - 20MHz		0.39		ps
t_R / t_F	Output Rise/Fall Time	20% to 80%	125		650	ps
odc	Output Duty Cycle	XTAL = 25MHz	45		55	%

NOTE 1: Please refer to the Phase Noise Plot following this section.












PARAMETER MEASUREMENT INFORMATION






3.3V OUTPUT LOAD AC TEST CIRCUIT

2.5V OUTPUT LOAD AC TEST CIRCUIT




RMS Jitter = Area Under the Masked Phase Noise Plot



RMS PHASE JITTER

OUTPUT RISE/FALL TIME



OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD



APPLICATION INFORMATION

Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The 843081I-01 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. V_{CC} and V_{CCA} should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 1 illustrates how a 10Ω resistor along with a $10\mu\text{F}$ and a $.01\mu\text{F}$ bypass capacitor should be connected to each V_{CCA} pin. The 10Ω resistor can also be replaced by a ferrite bead.





FIGURE 1. POWER SUPPLY FILTERING

CRYSTAL INPUT INTERFACE

The 843081I-01 has been characterized with 18pF parallel resonant crystals. The capacitor values, C1 and C2, shown in *Figure 2* below were determined using an 18pF parallel reso-

nant crystal and were chosen to minimize the ppm error. The optimum C1 and C2 values can be slightly adjusted for different board layouts.





TERMINATION FOR 3.3V LVPECL OUTPUT

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed

to drive 50Ω transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 3A and 3B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 3A. LVPECL OUTPUT TERMINATION




FIGURE 3B. LVPECL OUTPUT TERMINATION



TERMINATION FOR 2.5V LVPECL OUTPUT

Figure 4A and Figure 4B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating 50Ω to V $_{\rm CC}$ - 2V. For V $_{\rm CC}$ = 2.5V, the V $_{\rm CC}$ - 2V is very close to

ground level. The R3 in Figure 4B can be eliminated and the termination is shown in *Figure 4C*.




FIGURE 4A. 2.5V LVPECL DRIVER TERMINATION EXAMPLE




FIGURE 4B. 2.5V LVPECL DRIVER TERMINATION EXAMPLE




FIGURE 4C. 2.5V LVPECL TERMINATION EXAMPLE



Power Considerations

This section provides information on power dissipation and junction temperature for the 843081I-01. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the 843081I-01 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{CC} = 3.3V + 5\% = 3.465V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = V_{CC MAX} * I_{EE TYP} = 3.465V * 78mA = 270.27mW
- Power (outputs)_{MAX} = **30mW/Loaded Output pair**

Total Power $_{\text{MAX}}$ (3.465V, with all outputs switching) = 270.27mW + 30mW = 300.27mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for the devices is 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + TA

Tj = Junction Temperature

 $\theta_{JA} = Junction-to-Ambient Thermal Resistance$

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming a moderate air flow of 1 meter per second and a multi-layer board, the appropriate value is 90.5°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.300\text{W} * 90.5^{\circ}\text{C/W} = 112^{\circ}\text{C}$. This is below the limit of 125°C .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

Table 6. Thermal Resistance θ_{JA} for 8-pin TSSOP, Forced Convection

θ_{JA} by Velocity (Meters per Second)

Multi-Layer PCB, JEDEC Standard Test Boards


0 101.7°C/W **1** 90.5°C/W **2.5** 89.8°C/W



3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 5.



To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage of V_{cc} - 2V.

• For logic high,
$$V_{OUT} = V_{OH_MAX} = V_{CC_MAX} - 0.9V$$

$$(V_{CCO_MAX} - V_{OH_MAX}) = 0.9V$$

• For logic low, $V_{OUT} = V_{OL MAX} = V_{CC MAX} - 1.7V$

$$(V_{CCO\ MAX} - V_{OL\ MAX}) = 1.7V$$

Pd_H is power dissipation when the output drives high.

Pd_L is the power dissipation when the output drives low.

$$Pd_{-}H = [(V_{OH_MAX} - (V_{CC_MAX} - 2V))/R_{L}] * (V_{CC_MAX} - V_{OH_MAX}) = [(2V - (V_{CC_MAX} - V_{OH_MAX}))/R_{L}] * (V_{CC_MAX} - V_{OH_MAX}) = [(2V - 0.9V)/50\Omega] * 0.9V = 19.8mW$$

$$Pd_{L} = [(V_{OL_MAX} - (V_{CC_MAX} - 2V))/R_{L}] * (V_{CC_MAX} - V_{OL_MAX}) = [(2V - (V_{CC_MAX} - V_{OL_MAX}))/R_{L}] * (V_{CC_MAX} - V_{OL_MAX}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$$

Total Power Dissipation per output pair = Pd_H + Pd_L = 30mW



2.5

RELIABILITY INFORMATION

Table 7. $\boldsymbol{\theta}_{JA} vs.$ Air Flow Table for 8 Lead TSSOP

θJA by Velocity (Meters per Second)

1 Multi-Layer PCB, JEDEC Standard Test Boards 90.5°C/W 101.7°C/W 89.8°C/W

TRANSISTOR COUNT

The transistor count for 843081I-01 is: 1697



PACKAGE OUTLINE - G SUFFIX FOR 8 LEAD TSSOP




TABLE 8. PACKAGE DIMENSIONS

CVMPOL	Millin	neters
SYMBOL	Minimum	Maximum
N	8	3
A		1.20
A1	0.05	0.15
A2	0.80	1.05
b	0.19	0.30
С	0.09	0.20
D	2.90	3.10
Е	6.40 E	BASIC
E1	4.30	4.50
е	0.65 E	BASIC
L	0.45	0.75
α	0°	8°
aaa		0.10

Reference Document: JEDEC Publication 95, MO-153



TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
843081AGI-01LF	Al01L	8 lead "Lead-Free" TSSOP	tube	-40°C to 85°C
843081AGI-01LFT	Al01L	8 lead "Lead-Free" TSSOP	tape & reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology, Inc. (IDT) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.



REVISION HISTORY SHEET				
Rev	Table	Page	Description of Change	Date
		1	Features Section - corrected RMS Phase Jitter value.	
	T5A	4	3.3V AC Characteristics Table - changed RMS Phase Jitter from 0.26ps typical to	
			0.32ps typical.	
В	T5B	4	2.5V AC Characteristics Table - changed RMS Phase Jitter from 0.27ps typical to	1/23/06
		5	0.39ps typical.	
			Updated Typical Phase Noise Plots.	
	T9	14	Ordering Information Table - added lead-free marking.	
			Updated datasheet's header/footer with IDT from ICS.	
С	T9	14	Removed ICS prefix from Part/Order Number column.	7/25/10
		16	Added Contact Page.	
С	T9	14	Ordering Information - removed leaded devices.	10/15/15
			Updated data sheet format.	10/15/15
С		1	Product Discontinuation Notice - Last time buy expires November 2, 2016.	11/5/15
			PDN# CQ-15-05.	1 1/3/13



Corporate Headquarters

6024 Silver Creek Valley Road San Jose, California 95138 Sales

800-345-7015 or +408-284-8200 Fax: 408-284-2775 www.IDT.com Technical Support email: clocks@idt.com

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.