

**STEVAL-ILB007V1, 2 x 58 W/T8 ballast
based on the L6585DE suitable for 2 x 36 W/T8 lamp**


Introduction

This application note describes a demonstration board able to drive 2 x 58 W linear T8 fluorescent tubes. The last section of the document describes the changes that need to be made to adapt the same board for 2 x 36 W linear T8 fluorescent tubes.

The ballast is controlled by the new L6585DE IC that integrates the PFC and half-bridge control circuits, relevant drivers, and the circuitry that manages all the operating phases (preheating, ignition and run mode) of the lamp. Protections against failures such as lamp disconnection, anti-capacitive mode and PFC overvoltage are guaranteed and obtained with a minimum number of external components. In addition to the description of the circuit and design criteria, this document provides a short overview of the ballast performances.

Fluorescent lamps are driven more and more by electronic ballasts rather than by electromagnetic ones, primarily because fluorescent lamps can produce around 20% more light for the same input power when driven above 20 kHz instead of 50/60 Hz. Operation at this frequency also eliminates both light flickering (the response time of the discharge is too slow for the lamp to have a chance to extinguish during each cycle) and audible noise. Electronic ballasts consume less power and therefore dissipate less heat than electromagnetic ballasts. The energy saved can be estimated in the range of 20-25% for a given lamp power. Finally, the electronic solution allows better control of the filament current and lamp voltage during preheating with the unquestionable benefit of increasing the average lamp life.

Figure 1. 2 x 58 W T8 ballast demonstration board



Contents

1	Basis of half-bridge inverter topology	4
2	Main characteristic	5
3	Ballast design	7
3.1	L6585DE pin-by-pin biasing circuitry	7
3.2	Design of the PFC power section	11
3.2.1	Input capacitor	11
3.2.2	Output capacitor	12
3.2.3	Boost inductor	12
3.2.4	Power MOSFET	13
3.2.5	Boost diode	13
3.3	Design of the half bridge inverter	13
4	Experimental results	14
4.1	Start sequence	14
4.2	Protections	16
4.3	Conducted emissions test	17
4.4	Guidelines for connecting the two lamps to the ballast	19
5	Adapting the design for a 2 x 36 W T8 electronic ballast	20
6	Automatic restart circuit for lamp replacement	21
7	Bill of materials	22
8	Revision history	25

List of figures

Figure 1.	2 x 58 W T8 ballast demonstration board	1
Figure 2.	Electronic lamp ballast capacitor-to-ground configuration	4
Figure 3.	Electronic lamp ballast lamp-to-ground configuration	4
Figure 4.	Dual lamp ballast series configuration	4
Figure 5.	Dual lamp ballast parallel configuration	4
Figure 6.	Electrical schematic 2 x 58 W T8 - main wide range	6
Figure 7.	EOL circuit for first lamp	9
Figure 8.	L6585DE start-up sequence	15
Figure 9.	One lamp ignition phase	15
Figure 10.	Low-side current in run mode condition	15
Figure 11.	Lamp voltage and current in run mode condition	16
Figure 12.	Run mode, rectifying effect	16
Figure 13.	Ignition phase with a broken lamp	17
Figure 14.	Conducted emissions at 110 Vac 50 Hz - line 1 peak detector	17
Figure 15.	Conducted emissions at 110 Vac 50 Hz - line 2 peak detector	18
Figure 16.	Conducted emissions at 230 Vac 50 Hz - line 1 peak detector	18
Figure 17.	Conducted emissions at 230 Vac 50 Hz - line 2 peak detector	18
Figure 18.	Connecting two lamps to the ballast	19
Figure 19.	Automatic restart circuit	21

1 Basis of half-bridge inverter topology

The half-bridge inverter operates in zero voltage switching (ZVS) resonant mode to reduce the switching losses and the electromagnetic interference generated by the output wiring and the lamp. Voltage-fed, series-resonant, half-bridge inverters are currently used for compact fluorescent lamp (CFL) ballasts and for many european tube lamp (TL) ballasts.

In general for lighting applications, and given the current preheating, it is possible to choose between two different resonant circuit topologies: capacitor-to-ground or lamp-to-ground.

Figure 2. Electronic lamp ballast capacitor-to-ground configuration





Figure 3. Electronic lamp ballast lamp-to-ground configuration



In the presented design, a lamp-to-ground configuration has been used.

For dual lamp ballasts, the lamps can be connected in series ([Figure 4](#)) or in parallel ([Figure 5](#)). The presented system uses a parallel configuration for the following reasons.

- Lower voltage stress on the ballast output stage components, wiring and fixture sockets.
- The resonant L and C associated with the lamps is less sensitive to component tolerances due to the lower-running lamp voltages compared to the series configuration.
- Better lamp control. Both lamps can be monitored independently.

Figure 4. Dual lamp ballast series configuration





Figure 5. Dual lamp ballast parallel configuration




2 Main characteristic

The electrical specifications of the lamp ballast are shown in [Table 1](#).

Table 1. Input and output parameters

Input parameters		
V_{IN}	Input voltage range	85 to 265 V _{RMS}
f_{line}	Line frequency	50/60 Hz
Tube lamp		
Number		2
Type		T8 in parallel configuration
Power		58 W
Expected output parameters		
PF	Power factor	= 0.9
THD%	Total harmonic distortion	= 10
η %	Efficiency	~ 90

Figure 6. Electrical schematic 2 x 58 W T8 - main wide range



AM05149v1

3 Ballast design

This section describes the main components of the circuit.

3.1 L6585DE pin-by-pin biasing circuitry

Designed in a high-voltage BCD offline technology, the L6585DE embeds a PFC controller, a half-bridge controller, the relevant drivers and the logic necessary to build an electronic ballast.

- Pin1 OSC is one of the two oscillator inputs. The value of the capacitor connected to ground defines the half-bridge switching frequency in each operating state. C_5 is set to 1 nF.
- Pin2 RF: the choice of component and oscillator capacitance defines the half-bridge switching frequency in each operating state. A resistor R_{14} connected to ground sets the run frequency, while during the preheating phase the switching frequency is set by the parallel of the above resistance with the R_{13} resistor connected between the RF and EOI pins (the EOI pin is pulled to ground during preheating).

With the following frequencies and ignition time:

$$f_{\text{run}} = 40\text{kHz} \quad f_{\text{pre}} = 65\text{kHz} \quad t_{\text{ign}} = 60\text{ms}$$

R_{14} can be calculated with the following formula.

Equation 1

$$e = 1 - \frac{1.33}{(C_5)^{0.581}} \quad k = \frac{499.6 \cdot 10^3}{(C_5)^{0.872}} \quad R_{14} = \left(\frac{k}{f_{\text{run}}} \right)^{1/e} = 33\text{k}\Omega$$

The value of R_{13} is therefore given by:

Equation 2

$$R_{13} // R_{14} = \left(\frac{k}{f_{\text{pre}}} \right)^{1/e} \Rightarrow R_{13} = 51\text{k}\Omega$$

- Pin3 EOI is a multi-function pin. During preheating, the pin is internally shorted to ground by the logic, so the resistor ($R_{\text{pre}}//R_{\text{run}}$) connected between the RF pin and ground sets the preheating switching frequency. During ignition it goes into a high impedance state: the ignition time is the time necessary for the pin voltage to - exponentially - rise from zero to 1.9 V. The growth is steered by the $C_6 * R_{13}$ time constant; since the value of R_{13} has already been calculated and t_{ign} at the start is fixed, C_6 is calculated with the following formula.

Equation 3

$$C_6 = \frac{t_{\text{ign}}}{3 \cdot R_{13}} = 392\text{nF}$$

Three capacitors in parallel have been mounted to obtain this value ($C_6 = 220//150//22\text{nF}$).

- Pin4 TCH is the time counter and is activated during the preheating phase as well as after a protection is triggered (HBCS crossing during ignition/run mode, window comparator at EOL). To achieve this, an $R_{15}C_7$ parallel network is connected between this pin and ground. With a protection time $t_{Tch,reduced}$ fixed at 0.27 seconds (needed for the startup sequence with old or damaged lamps), C_7 can then be calculated.

Equation 4

$$t_{Tch,reduced} \approx C_7 \cdot 0.26974 \cdot 10^6 \Rightarrow C_7 = 1\mu F$$

With t_{pre} set to 1 second and considering the internal current generator $I_{CH} = 31 \mu A$, R_{15} can be calculated.

Equation 5

$$R_{15} = \frac{\frac{t_{pre}}{I_{CH}} - \frac{C_7 \cdot 4.63}{4.63}}{C_7 \cdot \ln \frac{1.5}{1.5}} = 755k\Omega \Rightarrow 750k\Omega$$

- Pin5 EOLP is a 2 V reference and allows programming the window comparator of Pin6 (EOL) according to the values defined in [Table 4](#) in the L6585DE datasheet. Working in a lamp-to-ground configuration, a fixed reference mode has been selected, and for a window voltage amplitude of ± 240 mV, R_{16} has been set to 75 k Ω .
- Pin6 EOL is the input of the window comparator. Concerning this comparator, the fixed reference configuration requires two Zener diodes to shift the mean value of the lamp voltage to 2.5 V. The values of the two Zener diodes relate to the symmetry of the protection intervention, and the best symmetry is obtained by choosing two values whose difference is equal to twice the reference voltage.


Referring to the first series lamp ([Figure 7](#)):

Equation 6

$$\begin{aligned} V_{Kmax} &= 2.5 + V_{fD15} + V_{zD16} + W/2 \\ V_{Kmin} &= 2.5 - (V_{zD15} + V_{fD16}) - W/2 \\ 2 \cdot 2.5 &= V_{zD15} - V_{zD16} \Rightarrow V_{zD16} = 5.1V, V_{zD15} = 10V \end{aligned}$$

If we consider that $V_{fD15} = V_{fD16} = 0.7$ V and take into account that $W/2 = 0.240$ V, the maximum/minimum voltage on the low resistance of the voltage divider of the lamp is $|V_K| = 8.2V$.

With R_{56} equaling 1.8 M Ω , considering the current capability of EOL and fixing the maximum deviation voltage lamp $|V_{lamp}| = 18V$, the value of R_{57} can be calculated as 1.5 M Ω .

Figure 7. EOL circuit for first lamp

The same design procedure can be used for the EOL circuit of the second series lamp.

- Pin7 CTR is a multi-function pin (PFC overvoltage, feedback disconnection, reference for EOL in case of tracking reads), connected through a resistive divider to the PFC output bus. By establishing a maximum PFC overvoltage (PFC output overshoot, for example, at start-up) $V_{OVPBUSH_{pfc}}$ of 480 V and considering that the corresponding threshold on the CTR pin (V_{thrCTR}) must be 3.4 V, R_7+R_{12} can be calculated as 1.82 MΩ and R_{19} as 13 kΩ.
- Pin8 MULT: first, the maximum peak value for V_{MULT} , $V_{MULTmax}$ is selected. This value, which is reached at the maximum mains voltage, should be 3 V (linearity limit) or nearly so in wide-range mains and less in case of single mains. The PFC sense resistor selected is $R_S = R_{22} = 0.100 \Omega$ and is described in the section on Pin12. Considering that the maximum slope of the multiplier (maxslope) is 0.75, it is possible to calculate the maximum peak value occurring at the maximum mains voltage and the multiplier divider ε .

Equation 7

$$V_{MULTmax} = \frac{I_{Lpk} \cdot R_{22}}{\text{max slope}} \cdot \frac{V_{ACmax}}{V_{ACmin}} = \frac{2 \cdot \sqrt{2} \cdot \frac{P_{out}}{\eta \cdot V_{inmin} \cdot PF} \cdot R_{22}}{\text{max slope}} \cdot \frac{V_{ACmax}}{V_{ACmin}} = 1.97$$

$$\varepsilon = \frac{R_{17}}{R_{17} + (R_5 + R_9)} = \frac{V_{MULTmax}}{\sqrt{2} \cdot V_{ACmax}} = \frac{1.97}{\sqrt{2} \cdot 265} = 5.28 \cdot 10^{-3}$$

Supposing there is a 150 µA current flowing into the divider, the value of the lower resistor R_{17} can be calculated, and then the value of the upper resistance R_5+R_9 .

Equation 8

$$R_{17} = \frac{V_{MULTmax}}{150 \mu A} = 13 k\Omega$$

$$R_5 + R_9 = \frac{1 - \varepsilon}{\varepsilon} \cdot R_{17} = 2.44 M\Omega \Rightarrow R_5 + R_9 = 2 M\Omega$$

The voltage on the multiplier pin with the selected component values is recalculated at a minimum line voltage of 0.77 V and at a maximum line voltage of 2.41 V.

As a result, the multiplier operates correctly within its linear region. To obtain noise immunity, a capacitor C30 equal to 220 pF is mounted in parallel to R₁₇.

- Pin9 COMP is the output of the E/A and also one of the two inputs of the multiplier. The feedback compensation network, placed between this pin and INV (10), is a capacitor C₂ calculated as follows (considering that R₆+R₁₁ is the upper resistance of the voltage divider between the PFC bus and the COMP pin).

Equation 9

$$C_2 = \frac{10}{2 \cdot \pi \cdot (R_6 + R_{11})} = 530\text{nF}$$

C₂ has been set to a commercial value of 470//100 nF.

- Pin10 INV: to implement the voltage control loop, a resistive divider (*Figure 6*) must be connected between the regulated output voltage (V_{BUSpfc} = 420 V) of the boost and the pin. The internal reference on the non-inverting input of the E/A is 2.5 V so R₆ and R₁₁ (*Figure 6*) can then be selected fixing R₁₈ to 18 kΩ.

Equation 10

$$\frac{R_6 + R_{11}}{R_{18}} = \frac{V_{BUSHpfc}}{2.5} - 1$$

$$R_6 + R_{11} = 3M\Omega$$

- Pin11 ZCD is the input to the zero current detector circuit. The ZCD pin is connected to the auxiliary winding of the boost inductor through a limiting resistor. The ZCD circuit is negative-going, edge-triggered: when the voltage on the pin falls below 0.7 V, the PWM latch is set and the MOSFET is turned on. However, the circuit must first be armed: prior to falling below 0.7 V, the voltage on pin 11 must experience a positive-going, edge-exceeding 1.4 V (due to the MOSFET switching off). The maximum main-to-auxiliary winding turn ratio (m) has to ensure that the voltage delivered to the pin during the MOSFET's OFF time is sufficient to arm the ZCD circuit.

Equation 11

$$m \leq \frac{V_{BUSHpfc} - \sqrt{2} \cdot V_{inRMS(max)}}{1.4} = 33.10$$

m has been set to 10.

Considering the upper and lower clamp voltages of the ZCD pin and its minimum sink current capability according to the maximum and minimum voltages of the PFC bus, R₁₀ has been calculated and set to 6.8 kΩ.

- Pin12 PFCS is the inverting input of the current sense comparator. As the voltage across the sense resistor (proportional to the instantaneous inductor current) crosses the threshold set by the multiplier output, the power MOSFET is turned off. [Equation 12](#) determines the PFC sense resistor.

Equation 12

$$I_{L\max} = \frac{2 \cdot \sqrt{2} \cdot \frac{P_{outTOT}}{\eta}}{V_{inmin} \cdot PF} = 4.27A$$

$$R_{22} < \frac{V_{CSmin}}{I_{L\max}} = \frac{1}{4.27} = 0.23\Omega \Rightarrow R_{22} = 100m\Omega$$

R_{22} has been set to 100 mΩ with a power rating of 1 W.

- Pin13 PFG: to drive the external MOSFET correctly, R_{21} has been set to 130 Ω.
- Pin 14 HBCS: assuming that during each lamp's ignition phase there is a maximum current I_{IGNmax} of 2.5 A and an HBCS threshold during the ignition phase $V_{HBCS-ign}$ of 1.6 V, we can calculate that $R_{senseHB} = R_{31}$.

Equation 13

$$R_{31} = \frac{V_{HBCS-ign}}{I_{IGNmax TOT}} = 0.32\Omega$$

R_{31} has been set to 0.33 Ω with a power rating of 1 W.

- Pin 15 GND: device ground.
- Pin 16 LSD: to drive the external half-bridge low-side MOSFET correctly, the resistor R_{23} has been set to 10 Ω.
- Pin 17 Vcc: this pin is externally connected to the startup circuit (by means of R_{34} , R_{36} , R_{37} , R_{52} and D_{11}) and to the self-supply circuit made of a charge pump composed by the net C_{16} , C_{17} , C_{18} , D_8 , D_9 and R_{29} .
- Pin 18 out: floating reference of the high-side driver. This pin is connected close to the source of the high-side power MOSFET.
- Pin 19 HSD: to drive the external half-bridge low-side MOSFET correctly, the resistor R_{20} has been set to 10 Ω.
- Pin 20 boot: for the high-side section C_{13} has been set to 100 nF.

3.2 Design of the PFC power section

3.2.1 Input capacitor

The input high-frequency filter capacitor has to attenuate the switching noise due to the high frequency inductor current ripple. The worst conditions will occur on the peak of the minimum rated input voltage ($V_{in min} = 85$ V). The following values have been established.

- The coefficient of the maximum high-frequency voltage ripple $r = 0.05$.
- Total system efficiency $\eta = 0.9$.

Taking into account a minimum half-bridge switching frequency ($f_{sw\min}$) of 40 kHz and a total output power (P_{outTOT}) equal to $2*58 = 116$ W, the input capacitor C_4 can be determined by the following equation.

Equation 14

$$C_4 = \frac{\frac{P_{outTOT}}{\eta \cdot V_{in\min}}}{2 \cdot \pi \cdot f_{sw\min} \cdot V_{in\min} \cdot r} = 1.5\mu F$$

C_4 has been set to 470 nF x 2.

3.2.2 Output capacitor

The selection of the output bulk capacitor C_1 depends on the DC output voltage, the admitted overvoltage, the output power and the desired voltage ripple. With the following values:

- PFC output voltage $V_{busPFC} = 420$ V.
- coefficient of the low frequency (twice the mains frequency ($f_{main} = 50$ Hz) voltage ripple $r_1 = 0.05$.

the bulk capacitor can be calculated as:

Equation 15

$$C_1 = \frac{\frac{P_{outTOT}}{V_{busPFC}}}{2\pi \cdot 2f_{main} \cdot V_{busPFC} \cdot r_1} = 21\mu F$$

To obtain the smallest possible ripple and good reliability, a commercial capacitor C_1 of 47 μF , 450 V has been used.

3.2.3 Boost inductor

The inductance L_{pfc} is usually determined so that the minimum switching frequency ($f_{min\ pfc}$) is greater than the maximum frequency of the internal starter to ensure correct TM operation. Considering the minimum suggested value for the PFC section ($f_{min\ pfc}$) is 20 kHz and that this last can occur at either the maximum $V_{inrmsMax} = 265$ V or the minimum $V_{inrmsMin} = 85$ V mains voltage, the inductor value is defined by:

Equation 16

$$L_{pfc} = \frac{V_{inrms}^2 \cdot (V_{busPFC} - \sqrt{2} \cdot V_{inrms})}{2 \cdot f_{min\ pfc} \cdot \frac{P_{out}}{\eta} \cdot V_{busPFC}}$$

To margin from $f_{min\ pfc}$ we have set f_{pfc} to 40 kHz. In this condition, the lower value for the inductor is determined by $V_{inrms} = V_{inrmsMin}$ and the result $L_{pfc} = 0.5$ mH with (as stated in the PFCS pin description) a maximum I_{Lmax} of 4.75 A (using the inductor 1986-0002 manufactured by MAGNETICA).

3.2.4 Power MOSFET

The choice of MOSFET relates mainly to its $R_{DS(on)}$, which depends on the output power and its breakdown voltage, the latter being fixed by the output voltage $V_{buspfc} = 420$ V only, plus the overvoltage $\Delta V_{OVPpfc} = 60$ V allowed, and a safety margin.

The MOSFET's power dissipation depends on the conduction and switching losses. Assuming maximum total power losses $P_{lossesAdm} = 1\%$, $P_{outTOT} = 1.16$ W, it is easy to verify that with the MDmesh™ V Power MOSFET STP16N65M5, the estimated total MOSFET power losses $P_{lossesEst}$ are about = 0.7 W (worst case) and that this was the correct choice. To better dissipate the power losses, we have added a small heatsink.

3.2.5 Boost diode

The boost freewheeling diode is a fast recovery one. The breakdown voltage is fixed with the same criterion as the MOSFET. The value of its DC and RMS current, needed to choose the current rating of the diode, are reported.

Equation 17

$$I_{D2dc} = \frac{P_{outTOT}}{V_{buspfc}} = 0.276A$$

$$I_{D2rms} = 2\sqrt{2} \cdot I_{INrmsMax} \cdot \sqrt{\frac{4\sqrt{2}}{9\pi} \cdot \frac{V_{inrmsMin}}{V_{buspfc}}} = 0.78A$$

Since the PFC works in transition mode, we have used the Turbo 2 ultrafast high-voltage rectifier STTH3L06.

3.3 Design of the half bridge inverter

According to the criteria described in AN993 chapter 5 (design tips) with regard to the design of the resonant circuit, the following values have been selected.

- $L_{res} = L_1 = L_2 = 1.8$ mH
- $C_{res} = C_9 = C_{14} = 10$ nF, 1600 V
- $C_{block} = C_{12} = C_{15} = 100$ nF, 400 V

For $L_{res} = L_1 = L_2 = 1.8$ mH, we have used the inductor 1646-0006 manufactured by MAGNETICA.

A second-generation MDmesh™ power MOSFET STD10NM60N has been inserted in the half-bridge section to reduce the power losses.

4 Experimental results

The schematic of the tested board is shown in [Figure 6](#). The board has been tested for efficiency, power factor, total harmonic distortion and thermal behavior for the input voltage range. [Table 2](#) and [Table 3](#) show the results obtained for a 45-minute test.

Table 2. 2 x 58 W T8 board performance

V _{IN} (V)	P _{IN} (W)	P _{OUTlamp1} (W)	Efficiency(%)	I _{IN} (A)	PF	THD(%)
85	126	53.2	84.3	1.487	0.999	3.6
110	123	53.2	85.8	1.13	0.999	6.2
140	122.3	53.2	86.9	0.877	0.997	7.1
185	121.1	53.2	87.8	0.66	0.995	8.7
230	119.9	53.2	88.7	0.528	0.99	11.7
265	118.9	53.2	89.4	0.456	0.985	13

All the results are very good. Efficiency is approximately 85% and the power factor corrector is constantly 0.99.

Table 3. 2 x 58 W T8 thermal results of critic system components

V _{IN} (V)	Ambient temp (°C)	Temp MOS _{LowSide} (°C)	Temp MOS _{HighSide} (°C)	Temp MOS _{PFC} (°C)	Temp L6585E(°C)
85	25	85	90	99	57
110	25	85	90	87	57
140	25	85	90	81	57
185	25	85	90	75	57
230	25	85	90	64	57
265	25	85	90	56.7	57

4.1 Start sequence

As shown in [Figure 8](#), it is during the start sequence that, as the IC supply voltage V_{CC} reaches V_{CCOn}, the half-bridge starts oscillating and the charge capacitor connected to TCH begins charging. When the voltage at the TCH pin reaches V_{CHP} (4.63 V), the same capacitor is discharged following an exponential decrease steered by the time constant; this defines the preheating time.

During this time, the EOI pin is forced to ground and the switching frequency is set by the oscillator to the preheating value. When the voltage at the TCH pin drops down to 1.53 V, the EOI pin is exponentially charged according to a time constant that defines the ignition time.

At the same time, the TCH pin goes down to ground. During this phase, the oscillator generates a reduction of the switching frequency; when the voltage at the EOI pin exceeds 1.9 V, the chip enters run mode.


Figure 8. L6585DE start-up sequence

Figure 9 shows the lamp ignition phase, across and through which the voltage and current increase linearly.





Figure 9. One lamp ignition phase**Figure 10.** Low-side current in run mode condition

Figure 11. Lamp voltage and current in run mode condition

4.2 Protections

With old lamps, abnormal behavior may occur during run mode as a result of the rectifying effect.

This effect relates to a differential increase of the ohmic resistance of the two cathodes. The lamp equivalent resistance is therefore higher when the lamp current flows in one direction than in the other. The current waveform is distorted and the mean value of the lamp current is no longer zero. [Figure 12](#) shows the behavior of a dual lamp ballast during a rectifying effect. In the EOL pin, as soon as the internal window comparator is triggered by a voltage variation due to the rectifying effect, the T_{ch} cycle starts, and if at its end the comparator is again triggered, the L6585DE stops.


Figure 12. Run mode, rectifying effect

When an old lamp is connected to the ballast, the strike voltage is higher than the nominal voltage and may also be higher than the safety threshold. In this case, the lamp can take longer than usual to ignite or may not ignite at all. In both cases, because of the frequency drop, the voltage at the output of the ballast can easily reach dangerous values during this ignition time.

The same problem occurs if one of the lamp's tubes is broken: the lamp cannot ignite and the lamp voltage must be limited. [Figure 13](#) shows how the dual lamp ballast ignites when one lamp is broken.

When the preheating time $T_{\text{pre}} = t_{\text{Tch}}$ is finished, the L6585DE detects the lost ignition of one of the two lamps and starts reducing the preheating time $t_{\text{Tch, reduced}}$. At the end of this time, if the broken lamp is not ignited, the IC is latched.

Figure 13. Ignition phase with a broken lamp




AM05143v1

4.3 Conducted emissions test




Conducted emissions have been measured in neutral and line wires using a peak detector and considering the limits for lighting applications specified in EN55015. The measurements have been performed at 110 and 230 Vac lines. The results are shown in [Figure 14](#), [15](#), [16](#) and [17](#).

Since the emission level is below both the quasi-peak and average limits with acceptable margins, the power supply passes the pre-compliance test.

Figure 14. Conducted emissions at 110 Vac 50 Hz - line 1 peak detector




AM05144v1

Figure 15. Conducted emissions at 110 Vac 50 Hz - line 2 peak detector**Figure 16. Conducted emissions at 230 Vac 50 Hz - line 1 peak detector****Figure 17. Conducted emissions at 230 Vac 50 Hz - line 2 peak detector**

4.4 Guidelines for connecting the two lamps to the ballast

The following is a simple schematic that shows how to correctly connect the two lamps to the ballast.

Figure 18. Connecting two lamps to the ballast



5 Adapting the design for a 2 x 36 W T8 electronic ballast

The design developed for 2 x 58 W T8 tubes can be adapted to fit 2 x 36 W T8 tubes. Using the same resonant circuit, minor adjustments need to be made to the operating frequencies of the lamp.

Equation 18

$$f_{run} = 49\text{kHz} \quad f_{preh} = 65\text{ kHz}$$

By means of [Equation 1](#), [2](#) and [3](#), the following components can be calculated.

Equation 19

$$R_{14} = 27\text{k}\Omega \quad R_{13} = 77\text{k}\Omega \quad C_6 = 267(220 + 47)\text{nF}$$


To improve the 2 x 36 W board performance, we suggest inserting a capacitor C_4 set at 220 nF and a resistor R_{21} set at 68 Ω .

6

Automatic restart circuit for lamp replacement

The following circuit can be added to the STEVAL-ILB007V1 to implement the automatic restart feature for lamp replacement.

Figure 19. Automatic restart circuit



7 Bill of materials

Table 4. 2 x 58 W bill of materials

Ref.	Value	Type	Package	Manufacturer	Manuf. code	RS distrelec other code
C1	450 V, 47 μ F, 20%	Electrolytic	TH radial	EPCOS	B43851F5476M000	
C2	25 V, 560 nF		SMD 0805			Any
C3	25 V, 33 nF		SMD 0805			Any
C4	305 Vac, 470 nF, 10%	Polypropylene	TH radial	EPCOS	B32923C3474K 000	
C5	25 V, 1 nF	COG ceramic	SMD 0805			Any
C6	25 V, 390 nF	X7R ceramic	SMD 0805			Any
C7	25 V, 1 μ F		SMD 0805			Any
C8	25 V, 10 nF		SMD 0805			Any
C9,C14	1600 V, 10 nF, 5%	Polypropylene	TH radial	EPCOS	B32653A1103J 000	
C10, C11	305 Vac, 470 nF, 10%	Polypropylene	TH radial	EPCOS	B32923C3474K 000	
C13	50 V, 100 nF		SMD 1206			Any
C16	630 V, 1 nF	Polypropylene	TH pith 5 mm	WIMA	823242	Distrelec
C17	50 V, 4.7 μ F	Electrolytic	TH radial		228-6868	RS
		Lead spacing 2.5				
		Φ 5xh11				
C18	50 V, 100 nF		SMD 0805		Any	
C20	250 Vac, 1 nF		TH radial		214-5896	RS
C21	630 V, 100 nF		TH radial	WIMA	822256	Distrelec
C25	25 V, 10 pF		SMD 0805			Any
C26, C27	50 V, 22 pF		SMD 0805			Any
C28, C29	400 V, 100 nF, 10%	Polyester	TH pith 10 mm	EPCOS	B32561J6104K 000	
C30	220 pF, 25 V		SMD 1206		Any	
D2	600 V, 3 A	Turbo 2 Ultrafast high volt rectifier	DO-201AD	ST	STTH3L06	
D17	FBI3.7M1M		1M1	FAGOR	FBI3.7M1M 1M1	

Table 4. 2 x 58 W bill of materials (continued)

Ref.	Value	Type	Package	Manufacturer	Manuf. code	RS distrelec other code
D8	LL4148, 75 V, 750 mV	Switching diode	SOD-80	Diotec	601496	Distrelec
D9	16 V, 500 mW	Voltage regulator diode	SOD80C		508-668	RS
D10	1N4007, 1000 V, 1 A		DO41	Digi-Key	2802329-ND	Distrelec
D11	BAT46Z, 100 V/150 mA	Small signal Schottky diode	SOD323	STMicroelectronics	BAT46JFILM	
D13, D15	10 V, 500 mW	Voltage regulator diode	SOD123		545-3128	RS
D14, D16	5.1 V, 500 mW	Voltage regulator diode	SOD80C		508-674	RS
F1	3 A				377-2180	RS
J1	CON3, 500 V, 32 A				189-5972	RS
Lamp1,la mp2	T8 lamp1 250 V/ 12 A, 58 W			Wago	739-104	Any
LPFC1	0.5 mH, 1.8 A			MAGNETICA	1986.0002	
LPFC2	2 x 47 mH, 250 V, 1.3 A			EPCOS		B82734R2 132B030
L1,L2	1.8 mH, 0.7 A			MAGNETICA	1646.0006	
Q2,Q4	STD10NM60N	N-channel 600 V, 0.56 Ω, 7 A MDmes™II Power MOSFET	DPAK	STMicroelectronics	STD10NM60N	
Heatsink for Q3			ELCART			
Q3	STP16N65M5 + heatsink	TO-220		STMicroelectronics	STP16N65M5	
R15	750 kΩ, 5%, 1/8 W		SMD 0805			Any
R5,R9	1 MΩ, 5%, 1/4 W		SMD 1206			Any
R6,R11	1.5 MΩ, 5%, 1/4 W		SMD 1206			Any
R7,R12	910 kΩ, 5%, 1/4 W		SMD 1206			Any
R10	6.8 kΩ, 5%, 1/4 W		SMD 1206			Any

Table 4. 2 x 58 W bill of materials (continued)

Ref.	Value	Type	Package	Manufacturer	Manuf. code	RS distrelec other code
R13	51 kΩ, 5%, 1/8 W		SMD 0805			Any
R14	33 kΩ, 5%, 1/8 W		SMD 0805			Any
R16	75 kΩ, 5%, 1/8 W		SMD 0805			Any
R17	13 kΩ, 5%, 1/4 W		SMD 1206			Any
R18	18 kΩ, 5%, 1/4 W		SMD 1206			Any
R19	13 kΩ, 5%, 1/4 W		SMD 1206			Any
R20, R23	10 Ω, 5%, 1/8 W		SMD 0805			Any
R21	130 Ω, 5%		SMD 0805			Any
R22	0.100 Ω, 1%, 1 W		TH radial			Any
R29	10 Ω, 5%, 1/4 W		SMD 1206			Any
R31	0.33 Ω, 1%, 1 W		TH radial			Any
R53	0, 5%, 1/8 W		SMD 0805			Any
R32, R33, R52	0, 5%, 1/4 W		SMD 1206			Any
R34	82 kΩ, 5%, 1/4 W		TH radial			Any
R36, R37	82 kΩ, 5%, 1/4 W		TH radial			Any
R54, R56	1.8 MΩ, 5%, 1/8 W		SMD 0805			Any
R55, R57	1.5 MΩ, 5%, 1/8 W		SMD 0805			Any
U1	L6585DE	Combo IC for PFC and ballast control	ST	STMicroelectronics	L6585DE	

8 Revision history

Table 5. Document revision history

Date	Revision	Changes
16-Apr-2010	1	Initial release.
14-Jun-2010	2	Modified: <i>Equation 6</i>

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2010 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com