
MITSUBISHI SEMICONDUCTOR < Application Specific Intelligent Power Module>

Notice: This is not a final specification. Some parametric limits are subject to change.


PS12018-A

FLAT-BASE TYPE



APPLICATION

Acoustic noise-less 3.7kW/AC400V Class 3 Phase inverter and other motor control applications.








PS12018-A

FLAT-BASE TYPE INSULATED TYPE



(Fig. 2)

MAXIMUM RATINGS (Tj = 25°C) INVERTER PART (Including Brake Part)

| Symbol | Item | Condition | Ratings | Unit |
|-------------------|---|--|---------|------|
| Vcc | Supply voltage | Applied between P-N | 900 | V |
| VCC(surge) | Supply voltage (surge) | Applied between P-N, Surge-value | 1000 | V |
| VP or VN | Each output IGBT collector-emitter static voltage | Applied between P-U, V, W, Br or U, V, W, Br-N | 1200 | V |
| VP(S) or VN(S) | Each output IGBT collector-emitter surge voltage | Applied between P-U, V, W, Br or U, V, W, Br-N | 1200 | V |
| ±lc(±lcp) | Each output IGBT collector current | ±25 (±50) | A | |
| lc(lcp) | Brake IGBT collector current | | 10 (20) | Α |
| IF(IFP) | Brake diode anode current | Note : "()" means IC peak value | 10 (20) | Α |

CONTROL PART

| Symbol | Item | Item Condition | | Unit |
|----------|--|--|----------------|------|
| Vdh, Vdb | Supply voltage | Applied between VDH-GND, CBU+-CBU–, CBV+-CBV–, CBW+-CBW– | 20 | V |
| Vdl | Supply voltage | Applied between VDL-GND | 7 | V |
| VCIN | Input signal voltage | Applied between UP \cdot VP \cdot WP \cdot UN \cdot VN \cdot WN \cdot Br-GND | -0.5 ~ Vdl+0.5 | V |
| Vfo | Fault output supply voltage | Applied between F01 · F02 · F03-GND | -0.5 ~ 7 | V |
| IFO | Fault output current | Sink current of F01 · F02 · F03 | 15 | mA |
| VCL | Current-limit warning output voltage | Applied between CL-GND | -0.5 ~ 7 | V |
| ICL | CL output current | Sink current of CL | 15 | mA |
| Ico | Analogue-current-signal output current | Sink current of CU · CV · CW | ±1 | mA |





PS12018-A


FLAT-BASE TYPE INSULATED TYPE

TOTAL SYSTEM

| Symbol | Item | Condition | Ratings | Unit |
|--------|-----------------------------------|---|-------------|------|
| Tj | Junction temperature | (Note 2) | -20 ~ +125 | °C |
| Tstg | Storage temperature | — | -40 ~ +125 | °C |
| Тс | Module case operating temperature | (Fig. 3) | -20 ~ +100 | °C |
| Viso | Isolation voltage | 60 Hz sinusoidal AC for 1 minute, between all terminals and base plate. | 2500 | Vrms |
| _ | Mounting torque | Mounting screw: M4.0 | 0.98 ~ 1.47 | N∙m |

Note 2): The item defines the maximum junction temperature for the power elements (IGBT/Diode) of the ASIPM to ensure safe operation. However, these power elements can endure instantaneous junction temperature as high as 150°C. To make use of this additional temperature allowance, a detailed study of the exact application conditions is required and, accordingly, necessary information is to be provided before use.

CASE TEMPERATURE MEASUREMENT POINT (3mm from the base surface)



THERMAL RESISTANCE

| Symbol | ltere | Condition | Ratings | | | Unit |
|-----------|--|--|---------|------|-------|------|
| | Item Condition | | Min. | Тур. | Max. | Unit |
| Rth(jc)Q | Junction to case Thermal Resistance | Inverter IGBT (1/6) | — | — | 1.6 | °C/W |
| Rth(jc)F | | Inverter FWDi (1/6) | — | — | 3.0 | °C/W |
| Rth(jc)QB | | Brake IGBT | — | — | 2.9 | °C/W |
| Rth(jc)FB | | Brake FWDi | _ | — | 5.5 | °C/W |
| Rth(c-f) | Contact Thermal Resistance | Case to fin, thermal grease applied (1 Module) | — | — | 0.031 | °C/W |

ELECTRICAL CHARACTERISTICS (Tj = 25°C, VDH = 15V, VDB = 15V, VDL = 5V unless otherwise noted)

| O mark at | lte | Condition | | Ratings | | | | |
|------------|--|--|---|---------|---|------|--|--|
| Symbol | Item | Condition | Min. | Тур. | Max. | Unit | | |
| VCE(sat) | Collector-emitter saturation voltage | VDL = 5V, $VDH = VDB = 15V$ Input = ON, Tj = 25°C, Ic = 25A | | _ | 3.6 | V | | |
| VEC | FWDi forward voltage | Tj = 25° C, Ic = -25 A, Input = OFF | — | _ | 3.5 | V | | |
| VCE(sat)Br | Brake IGBT Collector-emitter saturation voltage | VDL = 5V, VDH = 15V Input = ON, Tj = 25°C, Ic = 10A | _ | _ | 3.6 | V | | |
| VFBr | Brake diode forward voltage | Tj = 25°C, IF = 10A, Input = OFF | — | _ | 3.5 | V | | |
| ton | | 1/2 Bridge inductive, Input = ON | 0.40 | 1.4 | 2.5 | μs | | |
| tc(on) | Switching times | Vcc = 600V, lc = 25A, Tj = 125°C | — | 0.60 | 1.5 | μs | | |
| toff | | Vdl = 5V, Vdh = 15V, Vdb = 15V | — | 2.2 | 4.0 | μs | | |
| tc(off) | | Note : ton, toff include delay time of the internal control | — | 0.9 | 1.6 | μs | | |
| trr | FWD reverse recovery time | circuit. | — | 0.2 | — | μs | | |
| | Short circuit endurance (Output, Arm, and Load, Short Circuit Modes) | out, Arm, and Load, Short Tj = 125°C start | | | No destruction Fo output by protection operation | | | |
| | | $Vcc \le 800V$, $Tj \le 125^{\circ}C$, | No destruction | | | | | |
| | Switching SOA | Ic < IOL(CL) operation level, Input = ON, | No protecting operation | | | | | |
| | | $13.5V \le VDH = VDB = \le 16.5V$, $VDL = 5V$ | No Fo output | | | | | |
| IDH | VDH Circuit Current | VDL = 5V, VDH = 15V, VCIN = 5V | — | — | 150 | mA | | |
| Idl | VDL Circuit Current | VDL = 5V, VDH = 15V, VCIN = 5V | — | — | 50 | mA | | |
| Vth(on) | Input on threshold voltage | | 0.8 | 1.4 | 2.0 | V | | |
| Vth(off) | Input off threshold voltage | | 2.5 | 3.0 | 4.0 | V | | |
| Ri | Input pull-up resistor | Integrated between input terminal-VDH | _ | 150 | | kΩ | | |



PS12018-A

FLAT-BASE TYPE INSULATED TYPE

| Currente e l | Item | | Condition | | Ratings | | | | | |
|--------------|---------------------------------------|-----------------------|-----------------------------------|--|--------------------------------------|----------|-------|-------|-------|----|
| Symbol | | | | | Min. | Тур. | Max. | Unit | | |
| fPWM | PWM input free | quency | | $TC \le 100^{\circ}C, Tj \le 125^{\circ}C$ | | _ | _ | 15 | kHz | |
| txx | Allowable input | on-pul | se width | Vdh = 15V, Vdl = | = 5V, TC = −20°C ~ +100°C | Note 3) | 1 | — | 500 | μs |
| tdead | Allowable input s for blocking arm | | | Relates to corres Tc = -20°C ~ +1 | ponding inputs (Except brake 00°C | part) | 4.0 | _ | _ | μs |
| tint | Input inter-lock | sensin | g | Relates to corres | ponding inputs (Except brake | part) | _ | 65 | 100 | ns |
| Vco | | | | Ic = 0A | VDH = 15V | | 1.87 | 2.27 | 2.57 | V |
| VC+(200%) | Analogue signa output current | al linea | rity with | IC = IOP(200%) | VDL = 5V | | 0.77 | 1.17 | 1.47 | V |
| VC-(200%) | | | | IC = -IOP(200%) | Tc = −20 ~ 100°C | (Fig.4) | 2.97 | 3.37 | 3.67 | V |
| ΔVco | Offset change are | ea vs ten | nperature | Vdh = 15V, Vdl = | 5V, Tc = −20 ~ 100°C | | _ | 15 | _ | mV |
| VC+ | A | | 11 11 | IC > IOP(200%), VE | он = 15V, | | _ | _ | 0.7 | V |
| Vc- | Analogue signal ou | utput volt | age limit | VDL = 5V | | (Fig. 4) | 4.0 | _ | _ | V |
| ΔVc(200%) | Analogue signa variation | al overa | all linear | | | _ | 1.1 | _ | V | |
| rCH | Analogue signal data hold accuracy | | Correspond to m Ic = IOP(200%) | ax. 500 μ s data hold period or | nly, (Fig. 5) | -5 | _ | 5 | % | |
| td(read) | Analogue signal reading time | | ng time | After input signal | trigger point | (Fig. 8) | _ | 3 | _ | μs |
| ICL(H) | Signal output | gnal output cur- Idle | | | | | _ | _ | 1 | μA |
| ICL(L) | rent of CL ope | ration | Active | Open collector or | iput | | _ | 1 | _ | mA |
| ±ΙΟL | CL warning operation level | | level | Vdl = 5V, Vdh = | 15V, Tc = -20 ~ 100°C | (Note 4) | 26.0 | 32.5 | 39.0 | A |
| SC | Short circuit cu | irrent tr | ip level | Tj = 25°C | (Fig. 7), | (Note 5) | 43.0 | 55.0 | — | Α |
| OT | Over tenperature | Trip | level | | | | 100 | 110 | 120 | °C |
| OTr | protection | Res | et level | VDL = 5V, VDH = | 15V | | — | 90 | — | °C |
| UVdb | | Trip | level | | | | 10.0 | 11.0 | 12.0 | V |
| UVDBr | | Res | et level | | | | 10.5 | 11.5 | 12.5 | V |
| UVdн | Supply circuit | Trip | level | | 0000 | | 11.05 | 12.00 | 12.75 | V |
| UVDHr | - over voltage | Res | et level | $T_{C} = -20^{\circ}C \sim +1^{\circ}$ | 00~0 | | 11.55 | 12.50 | 13.25 | V |
| OVDH | | Trip | level | Tj ≤ 125°C | | | 18.00 | 19.20 | 20.15 | V |
| OVDHr | Reset level | | 1 | | | 16.50 | 17.50 | 18.65 | V | |
| tdv | | Filte | r time | 1 | | | _ | 10 | _ | μs |
| IFO(H) | Eault autor (| | Idle | | | | _ | — | 1 | μA |
| | Fault output current Active | | Open collector output | | | 1 | i | · · | | |

ELECTRICAL CHARACTERISTICS (Tj = 25° C, VDH = 15V, VDB = 15V, VDL = 5V unless otherwise noted)

(Note 3) : (a) Allowable minimum input on-pulse width : This item applies to P-side circuit only.

(b) Allowable maximum input on-pulse width : This item applies to both P-side and N-side circuits excluding the brake circuit.

(Note4) : CL output : The "current limit warning (CL) operation circuit outputs warning signal whenever the arm current exceeds this limit. The circuit is reset automatically by the next input signal and thus, it operates on a pulse-by-pulse scheme.

(Note5) : The short circuit protection works instantaneously when a high short circuit current flows through an internal IGBT rising up momentarily. The protection function is, thus meant primarily to protect the ASIPM against short circuit distraction. Therefore, this function is not recommended to be used for any system load current regulation or any over load control as this might, cause a failure due to excessive temperature rise. Instead, the analogue current output feature or the over load warning feature (CL) should be appropriately used for such current regulation or over load control operation. In other words, the PWM signals to the ASIPM should be shut down, in principle, and not to be restarted before the junction temperature would recover to normal, as soon as a fault is feed back from its Fo1 pin of the ASIPM indicating a short circuit situation.

RECOMMENDED CONDITIONS

| Symbol | | Que ditier | Ratings | | Ratings | | | Unit |
|---|---------------------------------|---|---------|------|---------|------|--|------|
| | Item | Condition | | Тур. | Max. | | | |
| Vcc | Supply voltage | Applied between P-N | — | 600 | 800 | V | | |
| Vdh, Vdb | Control supply voltage | Applied between VDH-GND, CBU+-CBU-, CBV+-CBV-, CBW+-CBW- | | 15.0 | 16.5 | V | | |
| Vdl | Control supply voltage | Applied between VDL-GND | | 5.0 | 5.2 | V | | |
| $\begin{array}{l} \Delta VDH, \Delta VDB, \\ \Delta VDL \end{array}$ | ' Supply voltage ripple | | -1 | _ | +1 | V/µs | | |
| VCIN(on) | Input ON voltage | | — | — | 0.3 | V | | |
| VCIN(off) | Input OFF voltage | | 4.8 | — | — | V | | |
| fpwm | PWM Input frequency | Using application circuit | 2 | 10 | 15 | kHz | | |
| tdead | Arm shoot-through blocking time | Using application circuit | 4.0 | _ | _ | μs | | |



MITSUBISHI SEMICONDUCTOR < Application Specific Intelligent Power Module>



PS12018-A

FLAT-BASE TYPE INSULATED TYPE

Fig. 4 OUTPUT CURRENT ANALOGUE SIGNALING LINEARITY






Fig. 5 OUTPUT CURRENT ANALOGUE SIGNALING "DATA HOLD" DEFINITION



Note ; Ringing happens around the point where the signal output voltage changes state from "analogue" to "data hold" due to test circuit arrangement and instrumentational trouble. Therefore, the rate of change is measured at a 5 μs delayed point.


Fig. 6 INPUT INTERLOCK OPERATION TIMING CHART



Note : Input interlock protection circuit ; It is operated when the input signals for any upper-arm / lower-arm pair of a phase are simultaneously in "LOW" level.

By this interlocking, both upper and lower IGBTs of this mal-triggered phase are cut off, and "Fo" signal is outputted. After an "input interlock" operation the circuit is latched. The "Fo" is reset by the high-to-low going edge of either an upper-leg, or a lower-leg input, whichever comes in later.

Fig. 7 TIMING CHART AND SHORT CIRCUIT PROTECTION OPERATION



Note : Short circuit protection operation. The protection operates with "Fo" flag and reset on a pulse-by-pulse scheme. The protection by gate shutdown is given only to the IGBT that senses an overload (excluding the IGBT for the "Brake").





PS12018-A FLAT-BASE TYPE INSULATED TYPE




Fig. 8 INVERTER OUTPUT ANALOGUE CURRENT SENSING AND SIGNALING TIMING CHART.

Fig. 9 START-UP SEQUENCE

Normally at start-up, Fo and CL output signals will be pulled-up High to VDL voltage (OFF level); however, Fo1 output may fall to Low (ON) level at the instant of the first ON input pulse to an N-Side IGBT. This can happen particularly when the boot-strap capacitor is of large size. Fo1 resetting sequence (together with the boot-strap charging sequence) is explained in the following graph





Fig. 10 RECOMMENDED I/O INTERFACE CIRCUIT



a) Boot-strap charging scheme :

Apply a train of short ON pulses at all N-IGBT input pins for adequate charging (pulse width = approx. 20µs number of pulses =10 ~ 500 depending on the boot-strap capacitor size)

b) Fo1 resetting sequence:

Apply ON signals to the following input pins : Br \rightarrow Un/Vn/Wn \rightarrow Up/Vp/Wp in that order.

