

XR81112

Universal Clock - High Frequency LVCMOS/LVDS/LVPECL Clock Synthesizer

General Description

The XR81112 is a family of Universal Clock synthesizer devices in a compact QFN-12 package. The devices generate ANY frequency in the range of 10 MHz to 1.5GHz by utilizing a highly flexible delta sigma modulator and a wide ranging VCO. The outputs are configurable for single ended LVCMOS or differential LVDS or LVPECL. The clock outputs have very low phase noise jitter of sub 0.6ps while consuming extremely low power. These devices can be used with standard crystals or an external system clock and can be configured to select from four different frequency multiplier settings to support a wide variety of applications. This family of products have an extremely low power PLL block with core power consumption less than 40% of equivalent devices in the market.

The XR81112 is a clock synthesizer with Integer/fractional divider, LVCMOS/LVDS/LVPECL driver, 3.3V/2.5V supply, taking a Xtal input and providing one of four selectable output frequencies. The device is optimized for use with a fundamental mode 10MHz to 60MHz crystal (or system clock) and generates a selection of output frequencies from 10MHz to 1.5GHz in either integer or fractional mode. In fractional mode, frequency resolution of less than 1Hz steps can be achieved.

The application diagram below shows a typical synthesizer configuration with any standard crystal oscillating in fundamental mode. Internal load capacitors are optionally available to minimize/eliminate external crystal loads. A system clock can also be used to overdrive the oscillator for a synchronous timing system.

The typical phase noise plot below shows the jitter integrated over the 12KHz to 20MHz range that is widely used in WAN systems. The typical noise for the integration range of 1.875MHz to 20MHz is sub 200fs which is important for LAN applications. These clock devices show a very good high frequency noise floor below -150dB.

FEATURES


- Small footprint 3mm x 3mm QFN package
- Configurable As one differential LVPECL/LVDS output pair or as a single ended LVCMOS output
- Crystal oscillator interface which can also be overdriven using a single-ended reference clock
- Output frequency range: 10MHz 1500MHz
- Crystal/input frequency: 10MHz to 60MHz, parallel resonant crystal
- VCO range: 2GHz 3GHz
- RMS phase jitter @ 156.25MHz, 12KHz 20MHz: <0.60ps
- Full 3.3V or 2.5V operating supply
- -40°C to 85°C ambient operating temperature
- Lead-free (RoHS 6) package


APPLICATIONS

- 10GE, GE LAN/WAN
- 2.5G/10G SONET/SDH/OTN
- xDSL, PCIe
- Low-jitter Clock Generation
- · Synchronized clock systems

Ordering Information - back page

Typical Application





Absolute Maximum Ratings

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Maximum Rating condition for extended periods may affect device reliability and lifetime.

Power Supply Voltage (VCC)	+4.2V
Input Voltage	0.5V to VCC + 0.5V
Output Voltage	0.5V to VCC + 0.5V
Reference Frequency/Input Crysta	al10MHz to 60MHz
Storage Temperature	55°C to +125°C
Lead Temperature (Soldering, 10	sec)300°C
ESD Rating (HBM - Human Body	Model)2.0kV

Operating Conditions

Operating Temperature Range.....-40°C to +85°C

Electrical Characteristics


Unless otherwise noted: $T_A = -40^{\circ}C$ to $+85^{\circ}C$, $V_{CC} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$, $V_{EE} = 0V$

Symbol	Parameter	Conditions		Min	Тур	Max	Units	
3.3V Power Supply DC Characteristics								
V _{CC}	Power Supply Voltage		•	3.135	3.3	3.465	V	
I _{EE}	Power Supply Current Includes output loading Measured at 1500MHz LVDS Measured at 1500MHz Measured at 200MHz Measured at 200MHz				86 34 48	120 50 65	mA mA mA	
2.5V Powe	r Supply DC Characteristics							
V _{CC}	Power Supply Voltage		•	2.375	2.5	2.625	V	
I _{EE}	Power Supply Current PECL LVDS CMOS	Measured at 1500MHz Measured at 1500MHz •			69 25 37	95 35 50	mA mA mA	
LVCMOS/L	VTTL DC Input Characteristics							
V _{IH}	Input High Voltage (OE, FSEL[1:0])	V _{CC} = 3.465V	•	2.42		V _{CC} + 0.3	V	
		V _{CC} = 2.625V	•	1.83		V _{CC} + 0.3	V	
V _{IL}	Input Low Voltage(OE, FSEL[1:0])	V _{CC} = 3.465V	•	-0.3		1.03	V	
		V _{CC} = 2.625V	•	-0.3		0.785	V	
I _{IH}	Input High Current (OE, FSEL[1:0])	V _{IN} = V _{CC} = 3.465V or 2.625V	•			15	μΑ	
I _{IL}	Input Low Current (OE, FSEL[1:0])	V _{IN} = 0V, V _{CC} = 3.465V or 2.625V	•	-10			μΑ	
LVCMOS [OC Output Characteristics (Vcc = 3.3 +/- 5	5% or Vcc = 2.5 +/- 5%)		I	I	I	I	
V _{OH}	Output High Voltage	Output Unloaded	•	0.8 * V _{CC}			V	
V _{OL}	Output Low Voltage	Output Unloaded	•			0.1 * V _{CC}	V	
LVPECL D	LVPECL DC Output Characteristics (Vcc = 3.3 +/- 5% or Vcc = 2.5 +/- 5%)							
V _{OH}	Output High Voltage		•	V _{CC} - 1.3		V _{CC} - 0.4	V	
V _{OL}	Output Low Voltage		•	V _{CC} - 2.0		V _{CC} - 1.6	V	
V _{SWING}	Peak-to-Peak Output Voltage Swing		•	0.6		1.2	V	
LVDS DC	LVDS DC Output Characteristics (Vcc = 3.3 +/- 5% or Vcc =2.5 +/- 5%)							
V _{OD}	Differential Output Voltage	Output < 1GHz	•	200		550	mV	
V _{OC}	Common Mode Voltage		•		1.25		٧	
L	L	L		l		l		

Symbol	Parameter	Conditions	*	Min	Тур	Max	Units
Crystal Ch	aracteristics						
X _{Mode}	Mode of Oscillations			F	undamenta	al	
X _f	Frequency			10		60	MHz
ESR	Equivalent Series Resistance					50	Ω
C _S	Shunt Capacitance					7	pF
AC Charac	eteristics	1				1	•
f _{OUT}	Output Frequency			10		1500	MHz
t _{jit} (φ)	RMS Phase Jitter	156.25MHz (w/25MHz ref) Integration Range 12kHz-20MHz			0.6		pS
		150MHz (w/25MHz ref) Integration Range 12kHz-20MHz			0.6		pS
		125MHz (w/25MHz ref) Integration Range 12kHz-20MHz			0.6		pS
		100MHz (w/25MHz ref) Integration Range 12kHz-20MHz			0.6		pS
t _{jit} (φ)Ι	Integer RMS Phase Jitter		•			1.0	pS
t _{jit} (φ)F	Fractional RMS Phase Jitter	with Ref input >25MHz	•			1.5	pS
t _R /t _F	Output Rise/Fall Time	20% to 80%, see Figure 10	•	100		500	pS
Odc	Output Duty Cycle	see Figure 11	•	45		55	%

 $^{^{\}star}$ Limits applying over the full operating temperature range are denoted by a "•".


Pin Configuration



Pin Assignments

Pin No.	Pin Name	Туре	Description			
1	XTAL_IN	Input	Crystal oscillator input.			
2	XTAL_OUT	Output	Crystal oscillator output.			
3	FSEL1	Input (900KΩ pull-dwn)	Output frequency select pin, MSB (LVCMOS/LVTTL input).			
4	FSEL0	Input (900KΩ pull-dwn)	Output frequency select pin, LSB (LVCMOS/LVTTL input).			
5	V _{EE}	Supply	Negative supply pin.			
6	NC	No Connect	Unused, do not connect.			
7	OE	Input (900KΩ pull-up)	Output enable pin - LVCMOS/LVTTL active high input. Outputs are enabled when OE = high. Outputs are disabled when OE = low.			
8	V _{EE}	Supply	Negative supply pin.			
9	V _{CC}	Supply	Power supply pin.			
10	Q	Output	Positive output.			
11	Q	Output	Inverted output.			
12	V _{CC}	Supply	Power supply pin.			

Functional Block Diagram



Typical Performance Characteristics

Figures 1, 2, 3 and 4 show typical phase noise performance plots for 156.25 MHz, 150MHz, 125M, and 100MHz clock outputs respectively. The data was taken using the industry standard Agilent E5052B instrument. The integration range is the widely referenced 12KHz to 20MHz range most often used in WAN applications.




Figure 1: 156.25MHz Operation, Phase Noise at 3.3V




Figure 2: 150MHz Operation, Phase Noise at 3.3V)




Figure 3: 125MHz Operation, Phase Noise at 3.3V




Figure 4: 100MHz Operation, Phase Noise at 3.3V

Application Information

Functional Truth Table

The XR81112 Universal Clock can support up to 4 individual output frequency configurations. Once configured, the two frequency select pins, FSLEL[1:0], will determine the output frequency from the device. This allows the XR81112 to support a variety of applications. If the FSEL pins are left floating, the XR81112 will default (with internal pull-down resistors on the FSEL inputs) to the Frequency #1 output.

Table 1: Output Frequency Selection

FSEL[1:0]	Output Frequency (MHz)			
00	Frequency #1			
01	Frequency #2			
10	Frequency #3			
11	Frequency #4			

Termination for LVPECL Outputs

The termination schemes shown in Figure 5 and Figure 6 are typical for LVPECL outputs. Matched impedance layout techniques should be used for the LVPECL output pairs to minimize any distortion that could impact your maximum operating frequency. Figure 7 is an alternate termination scheme that uses a Y-termination approach.




Figure 5: XR81112 3.3V LVPECL Output Termination




Figure 6: XR81112 2.5V LVPECL Output Termination




Figure 7: XR81112 Alternate LVPECL Output Termination Using Y-termination

Termination for LVDS Outputs

The termination schemes shown in Figure 8 and Figure 9 are typical for LVDS outputs. LVDS swing is a small , typically 350mV, on 1.2V of common mode. The LVDS output pair needs a 100Ω resistor across the differential pair as close to the destination as possible.




Figure 8: XR81112 3.3V LVDS Output Termination




Figure 9: XR81112 2.5V LVDS Output Termination

Output Signal Timing Definitions

The following diagrams clarify the common definitions of the AC timing measurements.




Figure 10: Output Rise/Fall Time and Swing





Figure 11: Output Period and Duty Cycle

Mechanical Dimensions

12-Pin QFN



12LD 3x3 QFN JEDEC MO-220 Variation VEED-5.1							
SYMBOLS	DIMENSIONS IN MM (Control Unit)			DIMENSIONS IN INCH (Reference Unit)			
	MIN	NOM	MAX	MIN	NOM	MAX	
А	0.80	0.90	1.00	0.032	0.035	0.039	
A1	0.00	0.02	0.05	0.000	0.001	0.002	
А3	C).20 REF	-		0.008	REF	
b	0.18	0.25	0.30	0.007	0.010	0.012	
D		3.00 BS	2	0.118 BSC			
D2	1.30	1.45	1.55	0.051	0.057	0.061	
Е		3.00 BS	2	0.118 BSC			
E2	1.30	1.45	1.55	0.051	0.057	0.061	
е	(0.50 BS)	(0.020 BS	С	
L	0.30	0.40	0.50	0.012	0.016	0.020	
К	0.20	_	_	0.008	_	_	
θ	0°	_	14°	0°	_	14°	
N	12 12						
ND		3		3			
NE		3			3		

Ordering Information

Part Number	Package	Green	Operating Temperature Range	Shipping Packaging	Marking
XR81112-F	12-pin QFN	Yes	-40°C to +85°C	Tube/Tray	T112
XR81112EVB	Eval Board	N/A	N/A	N/A	N/A

Revision History

Revision	Date	Description				
1A	June 2014	Initial release. [ECN1426-29_6/28/2014]				

For Further Assistance:

Email: commtechsupport@exar.com

Exar Technical Documentation: http://www.exar.com/techdoc/

Exar Corporation Headquarters and Sales Offices 48720 Kato Road Tel: +1 (510) 668-7000 Fremont, CA 95438 - USA Fax: +1 (510) 668-7001



NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained herein are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.