

## HIGH SIDE DRIVER

**Table 1. General Features**


Type	R <sub>DSON</sub>	I <sub>out</sub>	V <sub>CC</sub>
VN920DSP	16 mΩ	25 A	36 V

- CMOS COMPATIBLE INPUT
- ON STATE OPEN LOAD DETECTION
- OFF STATE OPEN LOAD DETECTION
- SHORTED LOAD PROTECTION
- UNDervoltage AND OVERVOLTAGE SHUTDOWN
- PROTECTION AGAINST LOSS OF GROUND
- VERY LOW STAND-BY CURRENT
- REVERSE BATTERY PROTECTION (\*)

### DESCRIPTION

The VN920DSP is a monolithic device made by using STMicroelectronics VIPower M0-3 Technology, intended for driving any kind of load with one side connected to ground.

Active V<sub>CC</sub> pin voltage clamp protects the device against low energy spikes (see ISO7637 transient compatibility table).

**Figure 1. Package**

Active current limitation combined with thermal shutdown and automatic restart protect the device against overload.


The device detects open load condition both in on and off state. Output shorted to V<sub>CC</sub> is detected in the off state. Device automatically turns off in case of ground pin disconnection.

**Table 2. Order Codes**

Package	Tube	Tape and Reel
PowerSO-10™	VN920DSP	VN920DSP13TR



Note: (\*) See application schematic at page 9

**Figure 2. Block Diagram**



**Table 3. Absolute Maximum Ratings**

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC Supply Voltage	41	V
- V <sub>CC</sub>	Reverse DC Supply Voltage	- 0.3	V
- I <sub>GND</sub>	DC Reverse Ground Pin Current	- 200	mA
I <sub>OUT</sub>	DC Output Current	Internally Limited	A
- I <sub>OUT</sub>	Reverse DC Output Current	- 25	A
I <sub>IN</sub>	DC Input Current	+/- 10	mA
I <sub>STAT</sub>	DC Status Current	+/- 10	mA
V <sub>ESD</sub>	Electrostatic Discharge (Human Body Model: R=1.5KΩ; C=100pF)		
	- INPUT	4000	V
	- CURRENT SENSE	4000	V
	- OUTPUT	5000	V
E <sub>MAX</sub>	- V <sub>CC</sub>	5000	V
	Maximum Switching Energy (L=0.25mH; R <sub>L</sub> =0Ω; V <sub>bat</sub> =13.5V; T <sub>jstart</sub> =150°C; I <sub>L</sub> =45A)	362	mJ
P <sub>tot</sub>	Power Dissipation T <sub>C</sub> =25°C	96.1	W
T <sub>j</sub>	Junction Operating Temperature	Internally Limited	°C
T <sub>c</sub>	Case Operating Temperature	- 40 to 150	°C
T <sub>stg</sub>	Storage Temperature	- 55 to 150	°C

**Figure 3. Configuration Diagram (Top View) & Suggested Connections for Unused and N.C. Pins****Figure 4. Current and Voltage Conventions****Table 4. Thermal Data**

Symbol	Parameter	Value	Unit
Rthj-case	Thermal Resistance Junction-case	Max	1.3 °C/W
Rthj-amb	Thermal Resistance Junction-ambient	Max	51.3 <sup>(1)</sup> 37 <sup>(2)</sup> °C/W

Note: <sup>(1)</sup> When mounted on a standard single-sided FR-4 board with 0.5cm<sup>2</sup> of Cu (at least 35μm thick).

Note: <sup>(2)</sup> When mounted on a standard single-sided FR-4 board with 6 cm<sup>2</sup> of Cu (at least 35μm thick).

## VN920DSP

---

### ELECTRICAL CHARACTERISTICS

( $8V < V_{CC} < 36V$ ;  $-40^{\circ}C < T_j < 150^{\circ}C$  unless otherwise specified)

**Table 5. Power**

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
$V_{CC}$	Operating Supply Voltage		5.5	13	36	V
$V_{USD}$	Undervoltage Shut-down		3	4	5.5	V
$V_{USDhyst}$	Undervoltage Shut-down hysteresis			0.5		V
$V_{ov}$	Overvoltage Shut-down		36			V
$R_{ON}$	On State Resistance	$I_{OUT}=10A; T_j=25^{\circ}C$			16	$m\Omega$
		$I_{OUT}=10A$			30	$m\Omega$
		$I_{OUT}=3A; V_{CC}=6V$			50	$m\Omega$
$I_S$	Supply Current	Off State; $V_{CC}=13V; V_{IN}=V_{OUT}=0V$		10	25	$\mu A$
		Off State; $V_{CC}=13V; V_{IN}=V_{OUT}=0V; T_j=25^{\circ}C$		10	20	$\mu A$
		On State; $V_{CC}=13V; V_{IN}=5V; I_{OUT}=0A$			5	mA
$I_{L(off1)}$	Off State Output Current	$V_{IN}=V_{OUT}=0V$	0		50	$\mu A$
$I_{L(off2)}$	Off State Output Current	$V_{IN}=0V; V_{OUT}=3.5V$	-75		0	$\mu A$
$I_{L(off3)}$	Off State Output Current	$V_{IN}=V_{OUT}=0V; V_{CC}=13V; T_j=125^{\circ}C$			5	$\mu A$
$I_{L(off4)}$	Off State Output Current	$V_{IN}=V_{OUT}=0V; V_{CC}=13V; T_j=25^{\circ}C$			3	$\mu A$

**Table 6. Switching ( $V_{CC}=13V$ )**

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
$t_{d(on)}$	Turn-on Delay Time	$R_L=1.3\Omega$		50		$\mu s$
$t_{d(off)}$	Turn-off Delay Time	$R_L=1.3\Omega$		50		$\mu s$
$dV_{OUT}/dt_{(on)}$	Turn-on Voltage Slope	$R_L=1.3\Omega$		See relative diagram		$V/\mu s$
$dV_{OUT}/dt_{(off)}$	Turn-off Voltage Slope	$R_L=1.3\Omega$		See relative diagram		$V/\mu s$

**Table 7. Input Pin**

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
$V_{IL}$	Input Low Level				1.25	V
$I_{IL}$	Low Level Input Current	$V_{IN}=1.25V$	1			$\mu A$
$V_{IH}$	Input High Level		3.25			V
$I_{IH}$	High Level Input Current	$V_{IN}=3.25V$			10	$\mu A$
$V_{I(hyst)}$	Input Hysteresis Voltage		0.5			V
$V_{ICL}$	Input Clamp Voltage	$I_{IN}=1mA$	6	6.8	8	V
		$I_{IN}=-1mA$		-0.7		V

**ELECTRICAL CHARACTERISTICS** (continued)**Table 8. VCC - Output Diode**

<b>Symbol</b>	<b>Parameter</b>	<b>Test Conditions</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>
V <sub>F</sub>	Forward on Voltage	-I <sub>OUT</sub> =5A; T <sub>j</sub> =150°C			0.6	V

**Table 9. Status Pin**

<b>Symbol</b>	<b>Parameter</b>	<b>Test Conditions</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>
V <sub>STAT</sub>	Status Low Output Voltage	I <sub>STAT</sub> =1.6mA			0.5	V
I <sub>LSTAT</sub>	Status Leakage Current	Normal Operation V <sub>STAT</sub> =5V			10	µA
C <sub>STAT</sub>	Status Pin Input Capacitance	Normal Operation V <sub>STAT</sub> =5V			100	pF
V <sub>SCL</sub>	Status Clamp Voltage	I <sub>STAT</sub> =1mA I <sub>STAT</sub> =-1mA	6	6.8 -0.7	8	V V

**Table 10. Protections** (see note 1)


<b>Symbol</b>	<b>Parameter</b>	<b>Test Conditions</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>
T <sub>TSD</sub>	Shut-down Temperature		150	175	200	°C
T <sub>R</sub>	Reset Temperature		135			°C
T <sub>Thyst</sub>	Thermal Hysteresis		7	15		°C
t <sub>SDL</sub>	Status delay in overload condition	T <sub>j</sub> >T <sub>TSD</sub>			20	µs
I <sub>lim</sub>	Current limitation	5.5V<V <sub>CC</sub> <36V	30	45	75 75	A A
V <sub>demag</sub>	Turn-off Output Clamp Voltage	I <sub>OUT</sub> =2A; V <sub>IN</sub> =0V; L=6mH	V <sub>CC</sub> -41	V <sub>CC</sub> -48	V <sub>CC</sub> -55	V

Note: 1. To ensure long term reliability under heavy overload or short circuit conditions, protection and related diagnostic signals must be used together with a proper software strategy. If the device operates under abnormal conditions this software must limit the duration and number of activation cycles.


**Table 11. Openload Detection**

<b>Symbol</b>	<b>Parameter</b>	<b>Test Conditions</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>
I <sub>OL</sub>	Openload ON State Detection Threshold	V <sub>IN</sub> =5V	300	500	700	mA
t <sub>DOL(on)</sub>	Openload ON State Detection Delay	I <sub>OUT</sub> =0A			200	µs
V <sub>OL</sub>	Openload OFF State Voltage Detection Threshold	V <sub>IN</sub> =0V	1.5	2.5	3.5	V
t <sub>DOL(off)</sub>	Openload Detection Delay at Turn Off				1000	µs

**Figure 5.**



**Figure 6. Switching time Waveforms**



**Table 12. Truth Table**

CONDITIONS	INPUT	OUTPUT	STATUS
Normal Operation	L	L	H
	H	H	H
Current Limitation	L	L	H
	H	X	(T <sub>j</sub> < T <sub>TSD</sub> ) H
	H	X	(T <sub>j</sub> > T <sub>TSD</sub> ) L
Overtemperature	L	L	H
	H	L	L
Undervoltage	L	L	X
	H	L	X
Overvoltage	L	L	H
	H	L	H
Output Voltage > V <sub>OL</sub>	L	H	L
	H	H	H
Output Current < I <sub>OL</sub>	L	L	H
	H	H	L


**Table 13. Electrical Transient Requirements On V<sub>CC</sub> Pin**


ISO T/R 7637/1 Test Pulse	TEST LEVELS				
	I	II	III	IV	Delays and Impedance
1	-25 V	-50 V	-75 V	-100 V	2 ms 10 Ω
2	+25 V	+50 V	+75 V	+100 V	0.2 ms 10 Ω
3a	-25 V	-50 V	-100 V	-150 V	0.1 μs 50 Ω
3b	+25 V	+50 V	+75 V	+100 V	0.1 μs 50 Ω
4	-4 V	-5 V	-6 V	-7 V	100 ms, 0.01 Ω
5	+26.5 V	+46.5 V	+66.5 V	+86.5 V	400 ms, 2 Ω

ISO T/R 7637/1 Test Pulse	TEST LEVELs RESULTS			
	I	II	III	IV
1	C	C	C	C
2	C	C	C	C
3a	C	C	C	C
3b	C	C	C	C
4	C	C	C	C
5	C	E	E	E

CLASS	CONTENTS
C	All functions of the device are performed as designed after exposure to disturbance.
E	One or more functions of the device is not performed as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device.

Figure 7. Waveforms



**Figure 8. Application Schematic**

### GND PROTECTION NETWORK AGAINST REVERSE BATTERY

Solution 1: Resistor in the ground line (RGND only). This can be used with any type of load.

The following is an indication on how to dimension the RGND resistor.

- 1)  $R_{GND} \leq 600\text{mV} / (I_{S(on)\max})$ .
- 2)  $R_{GND} \geq (-V_{CC}) / (-I_{GND})$

where  $-I_{GND}$  is the DC reverse ground pin current and can be found in the absolute maximum rating section of the device's datasheet.

Power Dissipation in  $R_{GND}$  (when  $V_{CC} < 0$ : during reverse battery situations) is:

$$P_D = (-V_{CC})^2 / R_{GND}$$

This resistor can be shared amongst several different HSD. Please note that the value of this resistor should be calculated with formula (1) where  $I_{S(on)\max}$  becomes the sum of the maximum on-state currents of the different devices.

Please note that if the microprocessor ground is not common with the device ground then the  $R_{GND}$  will produce a shift ( $I_{S(on)\max} * R_{GND}$ ) in the input thresholds and the status output values. This shift will vary depending on many devices are ON in the case of several high side drivers sharing the same RGND.

If the calculated power dissipation leads to a large resistor or several devices have to share the same resistor then the ST suggests to utilize Solution 2 (see below).

Solution 2: A diode ( $D_{GND}$ ) in the ground line.

A resistor ( $R_{GND}=1\text{k}\Omega$ ) should be inserted in parallel to  $D_{GND}$  if the device will be driving an inductive load.

This small signal diode can be safely shared amongst several different HSD. Also in this case, the presence of the ground network will produce a shift ( $\approx 600\text{mV}$ ) in the input threshold and the status output values if the microprocessor ground is not common with the device ground. This shift will not vary if more than one HSD shares the same diode/resistor network.

Series resistor in INPUT line is also required to prevent that, during battery voltage transient, the current exceeds the Absolute Maximum Rating.

Safest configuration for unused INPUT pin is to leave it unconnected, while unused SENSE pin has to be connected to Ground pin.

### LOAD DUMP PROTECTION

$D_{Id}$  is necessary (Voltage Transient Suppressor) if the load dump peak voltage exceeds  $V_{CC}$  max DC rating. The same applies if the device will be subject to transients on the  $V_{CC}$  line that are greater than the ones shown in the ISO T/R 7637/1 table.

### μC I/Os PROTECTION:

If a ground protection network is used and negative transient are present on the  $V_{CC}$  line, the control pins will be pulled negative. ST suggests to insert a resistor ( $R_{prot}$ ) in line to prevent the  $\mu$ C I/Os pins to latch-up.

The value of these resistors is a compromise between the leakage current of  $\mu$ C and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of  $\mu$ C I/Os.


$$-V_{CCpeak}/I_{latchup} \leq R_{prot} \leq (V_{OH\mu C} - V_{IH}) / I_{IHmax}$$

Calculation example:


For  $V_{CCpeak} = -100\text{V}$  and  $I_{latchup} \geq 20\text{mA}$ ;  $V_{OH\mu C} \geq 4.5\text{V}$   
 $5\text{k}\Omega \leq R_{prot} \leq 65\text{k}\Omega$ .

Recommended  $R_{prot}$  value is  $10\text{k}\Omega$ .


**Figure 9. Off State Output Current**




**Figure 10. High Level Input Current**




**Figure 11. Input Low Level**




**Figure 13. Input High Level**









**Figure 12. Input Clamp Voltage**




**Figure 14. Input Hysteresis Voltage**




**Figure 15. Overvoltage Shutdown****Figure 18.  $I_{LIM}$  Vs  $T_{case}$** **Figure 16. Turn-on Voltage Slope****Figure 19. Turn-off Voltage Slope****Figure 17. On State Resistance Vs  $T_{case}$** **Figure 20. On State Resistance Vs  $V_{cc}$** 


**Figure 21. Status Leakage Current**




**Figure 23. Status Low Output Voltage**



**Figure 22. Status Clamp Voltage**



**Figure 24. Maximum turn off current versus load inductance**

A = Single Pulse at  $T_{Jstart}=150^{\circ}\text{C}$

B= Repetitive pulse at  $T_{Jstart}=100^{\circ}\text{C}$


C= Repetitive Pulse at  $T_{Jstart}=125^{\circ}\text{C}$



Conditions:



$V_{CC}=13.5\text{V}$

Values are generated with  $R_L=0\Omega$

In case of repetitive pulses,  $T_{Jstart}$  (at beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves B and C.



**PowerSO-10™ Thermal Data****Figure 25. PowerSO-10™ PC Board****Figure 26.  $R_{thj\_amb}$  Vs PCB copper area in open box free air condition**

**Figure 27. PowerSO-10 Thermal Impedance Junction Ambient Single Pulse****Figure 28. Thermal fitting model of a double channel HSD in PowerSO-10****Pulse calculation formula**

$$Z_{\text{TH}\delta} = R_{\text{TH}} \cdot \delta + Z_{\text{TH}_{\text{tp}}} (1 - \delta)$$

where  $\delta = t_p/T$

**Table 14. Thermal Parameter**

Area/island ( $\text{cm}^2$ )	Footprint	6
$R_1 (\text{°C}/\text{W})$	0.02	
$R_2 (\text{°C}/\text{W})$	0.1	
$R_3 (\text{°C}/\text{W})$	0.2	
$R_4 (\text{°C}/\text{W})$	0.8	
$R_5 (\text{°C}/\text{W})$	12	
$R_6 (\text{°C}/\text{W})$	37	22
$C_1 (\text{W.s}/^{\circ}\text{C})$	0.0015	
$C_2 (\text{W.s}/^{\circ}\text{C})$	7.00E-03	
$C_3 (\text{W.s}/^{\circ}\text{C})$	0.015	
$C_4 (\text{W.s}/^{\circ}\text{C})$	0.3	
$C_5 (\text{W.s}/^{\circ}\text{C})$	0.75	
$C_6 (\text{W.s}/^{\circ}\text{C})$	3	5


## PACKAGE MECHANICAL



Table 15. PowerSO-10™ Mechanical Data

Symbol	millimeters		
	Min	Typ	Max
A	3.35		3.65
A (*)	3.4		3.6
A1	0.00		0.10
B	0.40		0.60
B (*)	0.37		0.53
C	0.35		0.55
C (*)	0.23		0.32
D	9.40		9.60
D1	7.40		7.60
E	9.30		9.50
E2	7.20		7.60
E2 (*)	7.30		7.50
E4	5.90		6.10
E4 (*)	5.90		6.30
e		1.27	
F	1.25		1.35
F (*)	1.20		1.40
H	13.80		14.40
H (*)	13.85		14.35
h		0.50	
L	1.20		1.80
L (*)	0.80		1.10
a	0°		8°
α (*)	2°		8°

Note: (\*) Muar only POA P013P

Figure 29. PowerSO-10™ Package Dimensions



**Figure 30. PowerSO-10™ Suggested Pad Layout And Tube Shipment (no suffix)****Figure 31. Tape And Reel Shipment (suffix “13TR”)**

**REVISION HISTORY**

Date	Revision	Description of Changes
Sep. 2004	1	- First Issue.
Oct. 2004	2	- Minor text change.
24-Sep-2013	3	- Updated Disclaimer

**Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.**

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)

