%PDF-1.4
%
1 0 obj
<<
/Metadata 2 0 R
/Names 3 0 R
/OpenAction 4 0 R
/Outlines 5 0 R
/PageLabels 6 0 R
/PageLayout /OneColumn
/PageMode /UseOutlines
/Pages 7 0 R
/Threads [8 0 R]
/Type /Catalog
>>
endobj
9 0 obj
<<
/Author (Freescale Semiconductor, Inc.)
/CreationDate (D:20080819144515Z)
/Creator (FrameMaker 7.2)
/Keywords ("MSC8151, SC3850")
/Marked (True)
/ModDate (D:20130801140253+05'30')
/Producer (Acrobat Distiller 7.0 \(Windows\))
/Subject (This MSC8151 data sheet includes the description, features, and specifications for this single-core digital processor.)
/Title (MSC8151 Single-Core Digital Signal Processor - Data Sheet)
>>
endobj
2 0 obj
<<
/Length 4363
/Subtype /XML
/Type /Metadata
>>
stream
Acrobat Distiller 7.0 (Windows)
True
"MSC8151, SC3850"
FrameMaker 7.2
2013-08-01T14:02:53+05:30
2008-08-19T14:45:15Z
2013-08-01T14:02:53+05:30
application/pdf
MSC8151 Single-Core Digital Signal Processor - Data Sheet
Freescale Semiconductor, Inc.
This MSC8151 data sheet includes the description, features, and specifications for this single-core digital processor.
MSC8151, SC3850
True
uuid:6ba09fca-bc2c-4d86-b9dc-255fa796d85f
uuid:4570ab68-92fb-4418-acbe-af8ce80f9d42
endstream
endobj
3 0 obj
<<
/Dests 10 0 R
>>
endobj
4 0 obj
<<
/D [11 0 R /Fit]
/S /GoTo
>>
endobj
5 0 obj
<<
/Count 8
/First 12 0 R
/Last 13 0 R
>>
endobj
6 0 obj
<<
/Nums [0 14 0 R]
>>
endobj
7 0 obj
<<
/Count 68
/Kids [15 0 R 16 0 R 17 0 R 18 0 R 19 0 R 20 0 R 21 0 R]
/Type /Pages
>>
endobj
8 0 obj
<<
/F 22 0 R
/I <<
/Title (A)
>>
>>
endobj
10 0 obj
<<
/Kids [23 0 R 24 0 R 25 0 R 26 0 R 27 0 R 28 0 R 29 0 R 30 0 R 31 0 R]
>>
endobj
11 0 obj
<<
/B [22 0 R 32 0 R]
/Contents [33 0 R 34 0 R 35 0 R 36 0 R 37 0 R 38 0 R 39 0 R 40 0 R 41 0 R]
/CropBox [0 0 612 792]
/MediaBox [0 0 612 792]
/Parent 15 0 R
/Resources <<
/ColorSpace <<
/CS0 [/ICCBased 42 0 R]
/CS1 [/Separation /PANTONE#201665#20CVC [/ICCBased 42 0 R]
43 0 R]
/CS2 [/Separation /PANTONE#201225#20CVC [/ICCBased 42 0 R]
44 0 R]
>>
/ExtGState <<
/GS0 45 0 R
/GS1 46 0 R
>>
/Font <<
/C2_0 47 0 R
/TT0 48 0 R
/TT1 49 0 R
/TT2 50 0 R
>>
/ProcSet [/PDF /Text]
/XObject <<
/Im1 51 0 R
>>
>>
/Rotate 0
/Type /Page
>>
endobj
12 0 obj
<<
/Dest (G87645)
/Next 52 0 R
/Parent 5 0 R
/Title (Single-Core Digital Signal Processor)
>>
endobj
13 0 obj
<<
/Dest (G367451)
/Parent 5 0 R
/Prev 53 0 R
/Title (7 Revision History)
>>
endobj
14 0 obj
<<
/S /D
>>
endobj
15 0 obj
<<
/Count 10
/Kids [11 0 R 54 0 R 55 0 R 56 0 R 57 0 R 58 0 R 59 0 R 60 0 R 61 0 R 62 0 R]
/Parent 7 0 R
/Type /Pages
>>
endobj
16 0 obj
<<
/Count 10
/Kids [63 0 R 64 0 R 65 0 R 66 0 R 67 0 R 68 0 R 69 0 R 70 0 R 71 0 R 72 0 R]
/Parent 7 0 R
/Type /Pages
>>
endobj
17 0 obj
<<
/Count 10
/Kids [73 0 R 74 0 R 75 0 R 76 0 R 77 0 R 78 0 R 79 0 R 80 0 R 81 0 R 82 0 R]
/Parent 7 0 R
/Type /Pages
>>
endobj
18 0 obj
<<
/Count 10
/Kids [83 0 R 84 0 R 85 0 R 86 0 R 87 0 R 88 0 R 89 0 R 90 0 R 91 0 R 92 0 R]
/Parent 7 0 R
/Type /Pages
>>
endobj
19 0 obj
<<
/Count 10
/Kids [93 0 R 94 0 R 95 0 R 96 0 R 97 0 R 98 0 R 99 0 R 100 0 R 101 0 R 102 0 R]
/Parent 7 0 R
/Type /Pages
>>
endobj
20 0 obj
<<
/Count 10
/Kids [103 0 R 104 0 R 105 0 R 106 0 R 107 0 R 108 0 R 109 0 R 110 0 R 111 0 R 112 0 R]
/Parent 7 0 R
/Type /Pages
>>
endobj
21 0 obj
<<
/Count 8
/Kids [113 0 R 114 0 R 115 0 R 116 0 R 117 0 R 118 0 R 119 0 R 120 0 R]
/Parent 7 0 R
/Type /Pages
>>
endobj
22 0 obj
<<
/N 32 0 R
/P 11 0 R
/R [45 95 308 581]
/T 8 0 R
/V 121 0 R
>>
endobj
23 0 obj
<<
/Limits [(F) (G361380)]
/Names [(F) 122 0 R (G136528) 123 0 R (G330145) 124 0 R (G330151) 125 0 R (G331019) 126 0 R
(G337353) 127 0 R (G337360) 128 0 R (G353587) 129 0 R (G353753) 130 0 R (G353855) 131 0 R
(G353997) 132 0 R (G354002) 133 0 R (G354008) 134 0 R (G354076) 135 0 R (G354136) 136 0 R
(G354239) 137 0 R (G354317) 138 0 R (G354364) 139 0 R (G354373) 140 0 R (G354456) 141 0 R
(G354535) 142 0 R (G354546) 143 0 R (G354548) 144 0 R (G354651) 145 0 R (G354653) 146 0 R
(G354729) 147 0 R (G354783) 148 0 R (G354972) 149 0 R (G355126) 150 0 R (G355624) 151 0 R
(G355765) 152 0 R (G355770) 153 0 R (G355772) 154 0 R (G356172) 155 0 R (G357130) 156 0 R
(G357281) 157 0 R (G357283) 158 0 R (G357522) 159 0 R (G357744) 160 0 R (G358026) 161 0 R
(G358031) 162 0 R (G358324) 163 0 R (G359120) 164 0 R (G359164) 165 0 R (G359236) 166 0 R
(G359293) 167 0 R (G359517) 168 0 R (G359869) 169 0 R (G360069) 170 0 R (G360316) 171 0 R
(G360322) 172 0 R (G360324) 173 0 R (G360454) 174 0 R (G360510) 175 0 R (G360591) 176 0 R
(G360760) 177 0 R (G360768) 178 0 R (G361036) 179 0 R (G361045) 180 0 R (G361183) 181 0 R
(G361184) 182 0 R (G361298) 183 0 R (G361343) 184 0 R (G361380) 185 0 R]
>>
endobj
24 0 obj
<<
/Limits [(G361381) (I1.136515)]
/Names [(G361381) 186 0 R (G361541) 187 0 R (G361542) 188 0 R (G361599) 189 0 R (G361659) 190 0 R
(G361796) 191 0 R (G361804) 192 0 R (G361914) 193 0 R (G361925) 194 0 R (G362187) 195 0 R
(G364008) 196 0 R (G364016) 197 0 R (G364024) 198 0 R (G364032) 199 0 R (G364112) 200 0 R
(G364120) 201 0 R (G364128) 202 0 R (G364136) 203 0 R (G364216) 204 0 R (G364224) 205 0 R
(G364232) 206 0 R (G364240) 207 0 R (G364320) 208 0 R (G364328) 209 0 R (G364336) 210 0 R
(G364344) 211 0 R (G364422) 212 0 R (G364442) 213 0 R (G364451) 214 0 R (G364459) 215 0 R
(G364467) 216 0 R (G364547) 217 0 R (G364556) 218 0 R (G364564) 219 0 R (G364572) 220 0 R
(G365644) 221 0 R (G365651) 222 0 R (G365656) 223 0 R (G365661) 224 0 R (G365740) 225 0 R
(G365747) 226 0 R (G365752) 227 0 R (G365757) 228 0 R (G365761) 229 0 R (G367451) 230 0 R
(G368761) 231 0 R (G368762) 232 0 R (G368840) 233 0 R (G369219) 234 0 R (G369246) 235 0 R
(G369250) 236 0 R (G369254) 237 0 R (G74762) 238 0 R (G74767) 239 0 R (G74791) 240 0 R
(G74875) 241 0 R (G78334) 242 0 R (G78805) 243 0 R (G87544) 244 0 R (G87645) 245 0 R
(G88281) 246 0 R (G88297) 247 0 R (G88302) 248 0 R (I1.136515) 249 0 R]
>>
endobj
25 0 obj
<<
/Limits [(I1.136517) (I1.356950)]
/Names [(I1.136517) 250 0 R (I1.136570) 251 0 R (I1.136572) 252 0 R (I1.136574) 253 0 R (I1.136578) 254 0 R
(I1.137644) 255 0 R (I1.137657) 256 0 R (I1.137722) 257 0 R (I1.137738) 258 0 R (I1.137754) 259 0 R
(I1.137813) 260 0 R (I1.141792) 261 0 R (I1.179267) 262 0 R (I1.210372) 263 0 R (I1.210377) 264 0 R
(I1.299576) 265 0 R (I1.301971) 266 0 R (I1.330144) 267 0 R (I1.330150) 268 0 R (I1.331010) 269 0 R
(I1.331018) 270 0 R (I1.337352) 271 0 R (I1.337358) 272 0 R (I1.337359) 273 0 R (I1.337368) 274 0 R
(I1.337371) 275 0 R (I1.337372) 276 0 R (I1.346486) 277 0 R (I1.347271) 278 0 R (I1.353586) 279 0 R
(I1.353593) 280 0 R (I1.353750) 281 0 R (I1.353751) 282 0 R (I1.353752) 283 0 R (I1.353762) 284 0 R
(I1.353854) 285 0 R (I1.353861) 286 0 R (I1.353994) 287 0 R (I1.353995) 288 0 R (I1.353996) 289 0 R
(I1.354018) 290 0 R (I1.354146) 291 0 R (I1.354324) 292 0 R (I1.354372) 293 0 R (I1.354405) 294 0 R
(I1.354413) 295 0 R (I1.354529) 296 0 R (I1.354646) 297 0 R (I1.354650) 298 0 R (I1.354678) 299 0 R
(I1.354701) 300 0 R (I1.354727) 301 0 R (I1.354745) 302 0 R (I1.354852) 303 0 R (I1.355463) 304 0 R
(I1.355471) 305 0 R (I1.355623) 306 0 R (I1.355642) 307 0 R (I1.355762) 308 0 R (I1.355763) 309 0 R
(I1.355764) 310 0 R (I1.355778) 311 0 R (I1.356171) 312 0 R (I1.356950) 313 0 R]
>>
endobj
26 0 obj
<<
/Limits [(I1.357078) (I1.360767)]
/Names [(I1.357078) 314 0 R (I1.357127) 315 0 R (I1.357177) 316 0 R (I1.357186) 317 0 R (I1.357236) 318 0 R
(I1.357280) 319 0 R (I1.357293) 320 0 R (I1.357509) 321 0 R (I1.357519) 322 0 R (I1.357538) 323 0 R
(I1.357649) 324 0 R (I1.357756) 325 0 R (I1.357847) 326 0 R (I1.358023) 327 0 R (I1.358093) 328 0 R
(I1.358101) 329 0 R (I1.358199) 330 0 R (I1.358330) 331 0 R (I1.358594) 332 0 R (I1.358700) 333 0 R
(I1.358739) 334 0 R (I1.359066) 335 0 R (I1.359069) 336 0 R (I1.359157) 337 0 R (I1.359163) 338 0 R
(I1.359172) 339 0 R (I1.359288) 340 0 R (I1.359292) 341 0 R (I1.359299) 342 0 R (I1.359371) 343 0 R
(I1.359513) 344 0 R (I1.359516) 345 0 R (I1.359524) 346 0 R (I1.359702) 347 0 R (I1.359767) 348 0 R
(I1.359817) 349 0 R (I1.359819) 350 0 R (I1.359911) 351 0 R (I1.359912) 352 0 R (I1.359915) 353 0 R
(I1.359916) 354 0 R (I1.360102) 355 0 R (I1.360103) 356 0 R (I1.360183) 357 0 R (I1.360184) 358 0 R
(I1.360260) 359 0 R (I1.360261) 360 0 R (I1.360283) 361 0 R (I1.360284) 362 0 R (I1.360315) 363 0 R
(I1.360321) 364 0 R (I1.360323) 365 0 R (I1.360396) 366 0 R (I1.360532) 367 0 R (I1.360582) 368 0 R
(I1.360586) 369 0 R (I1.360587) 370 0 R (I1.360588) 371 0 R (I1.360589) 372 0 R (I1.360590) 373 0 R
(I1.360700) 374 0 R (I1.360757) 375 0 R (I1.360759) 376 0 R (I1.360767) 377 0 R]
>>
endobj
27 0 obj
<<
/Limits [(I1.361033) (I1.365095)]
/Names [(I1.361033) 378 0 R (I1.361035) 379 0 R (I1.361065) 380 0 R (I1.361188) 381 0 R (I1.361191) 382 0 R
(I1.361305) 383 0 R (I1.361349) 384 0 R (I1.361393) 385 0 R (I1.361470) 386 0 R (I1.361550) 387 0 R
(I1.361553) 388 0 R (I1.361580) 389 0 R (I1.361583) 390 0 R (I1.361610) 391 0 R (I1.361613) 392 0 R
(I1.361658) 393 0 R (I1.361669) 394 0 R (I1.361795) 395 0 R (I1.361803) 396 0 R (I1.361875) 397 0 R
(I1.361903) 398 0 R (I1.361910) 399 0 R (I1.361924) 400 0 R (I1.362193) 401 0 R (I1.362206) 402 0 R
(I1.362466) 403 0 R (I1.362479) 404 0 R (I1.362492) 405 0 R (I1.362505) 406 0 R (I1.362518) 407 0 R
(I1.362531) 408 0 R (I1.362744) 409 0 R (I1.362784) 410 0 R (I1.362805) 411 0 R (I1.362825) 412 0 R
(I1.363964) 413 0 R (I1.364700) 414 0 R (I1.364715) 415 0 R (I1.364730) 416 0 R (I1.364744) 417 0 R
(I1.364759) 418 0 R (I1.364773) 419 0 R (I1.364788) 420 0 R (I1.364803) 421 0 R (I1.364818) 422 0 R
(I1.364832) 423 0 R (I1.364847) 424 0 R (I1.364861) 425 0 R (I1.364876) 426 0 R (I1.364891) 427 0 R
(I1.364906) 428 0 R (I1.364920) 429 0 R (I1.364935) 430 0 R (I1.364949) 431 0 R (I1.364964) 432 0 R
(I1.364979) 433 0 R (I1.364994) 434 0 R (I1.365008) 435 0 R (I1.365023) 436 0 R (I1.365037) 437 0 R
(I1.365052) 438 0 R (I1.365065) 439 0 R (I1.365080) 440 0 R (I1.365095) 441 0 R]
>>
endobj
28 0 obj
<<
/Limits [(I1.365109) (M9.17699.TBTitle.Table7.DDR3.SDRAM.Interface.DC.Electrical.Characteristics.)]
/Names [(I1.365109) 442 0 R (I1.365124) 443 0 R (I1.365138) 444 0 R (I1.365153) 445 0 R (I1.365168) 446 0 R
(I1.365183) 447 0 R (I1.365197) 448 0 R (I1.365212) 449 0 R (I1.365226) 450 0 R (I1.365554) 451 0 R
(I1.365613) 452 0 R (I1.365643) 453 0 R (I1.365650) 454 0 R (I1.365655) 455 0 R (I1.365660) 456 0 R
(I1.365739) 457 0 R (I1.365746) 458 0 R (I1.365751) 459 0 R (I1.365756) 460 0 R (I1.365762) 461 0 R
(I1.365877) 462 0 R (I1.366677) 463 0 R (I1.367305) 464 0 R (I1.367450) 465 0 R (I1.367457) 466 0 R
(I1.367663) 467 0 R (I1.368526) 468 0 R (I1.368588) 469 0 R (I1.368789) 470 0 R (I1.368802) 471 0 R
(I1.368815) 472 0 R (I1.368828) 473 0 R (I1.368839) 474 0 R (I1.368847) 475 0 R (I1.368848) 476 0 R
(I1.368969) 477 0 R (I1.369261) 478 0 R (I1.369277) 479 0 R (I1.369290) 480 0 R (I1.369303) 481 0 R
(I1.369316) 482 0 R (I1.369332) 483 0 R (I1.369356) 484 0 R (I1.369369) 485 0 R (I1.369382) 486 0 R
(I1.369395) 487 0 R (I1.369408) 488 0 R (L) 489 0 R (M9.10951.FigTitle.Figure24.SGMII.TestMeasurement.Load) 490 0 R (M9.11373.Heading1.3.Electrical.CharacteristicsSpecifications) 491 0 R
(M9.11755.TableTitle.Table.211.Current.Draw.Characteristics.for.MVREF) 492 0 R (M9.11936.TBTitle.TableB..Document.Revision.History) 493 0 R (M9.12399.Heading2.36.Guide.to.Selecting.Connections.for.Remote.Power.Supply) 494 0 R (M9.13449.FigTitle.Figure7.SerDes.Transmitter.and.Receiver.Reference.Circuits) 495 0 R (M9.13522.TBTitle.Table54.Connectivity.of.DDR.related.pins.for.usage.of.DDR.16.bits.only) 496 0 R
(M9.14595.FigureTitle.Figure.232.TRST.Timing.Diagram) 497 0 R (M9.14850.Heading3.265.Ethernet.DC.Electrical.Characteristics) 498 0 R (M9.15392.Heading2.34.Connectivity.Guidelines) 499 0 R (M9.16066.TableTitle.Table.23.Thermal.Characteristics.) 500 0 R (M9.16154.Heading2.24.CLKIN.Requirements) 501 0 R
(M9.16192.FigureTitle.Figure.229.Test.Clock.Input.Timing.Diagram) 502 0 R (M9.16844.TBTitle.Table45.Ethernet.Controller.Management.Interface.Timing) 503 0 R (M9.17482.TBTitle.Table63.Connectivity.of.TDM.related.pins.when.TDM.interface.is.not.used) 504 0 R (M9.17699.TBTitle.Table7.DDR3.SDRAM.Interface.DC.Electrical.Characteristics.) 505 0 R]
>>
endobj
29 0 obj
<<
/Limits [(M9.17721.TBTitle.Table42.Connectivity.of.Serial.RapidIO.Interface.Related.Pins.When.the.RapidIO.Inte) (M9.64113.FigTitle.Figure43.Differential.Reference.Clock.Input.Requirements.ACCoupled)]
/Names [(M9.17721.TBTitle.Table42.Connectivity.of.Serial.RapidIO.Interface.Related.Pins.When.the.RapidIO.Inte) 506 0 R (M9.17770.Figure.Title.Figure34.DSP56303.Plastic.Ball.Grid.Array.PBGA.Top.View) 507 0 R (M9.18213.FigTitle.Figure7.MSC8156E.Block.Diagram) 508 0 R (M9.18447.TBTitle.Table43.Connectivity.of.Serial.RapidIO.Related.Pins.When.Specific.Lane.Is.Not.Used.) 509 0 R (M9.18520.Heading1.1.Pin.Assignment) 510 0 R
(M9.19094.TBTitle.Table18.SDnREFCLK.and.SDnREFCLK.Input.Clock.Requirements) 511 0 R (M9.19633.FigTitle.Figure43.4Wire.ACCoupled.SGMII.Serial.Link.Connection.Example) 512 0 R (M9.20071.TBTitle.Table16.DDR.SDRAM.Input.AC.Timing.Specifications) 513 0 R (M9.21067.Heading2.268.Timer.Timing) 514 0 R (M9.21345.TableTitle.Table.27.DDR2.SDRAM.DC.Electrical.Characteristics.for.VDDtyp18.V) 515 0 R
(M9.22659.Heading3.338.Miscellaneous.Pins) 516 0 R (M9.23543.FigTitle.Figure29.Poweron.Sequence) 517 0 R (M9.23612.TBTitle.Table2170.Differential.Transmitter.TX.Output.Specifications) 518 0 R (M9.23869.TBTitle.Table38.SGMII.Receive.AC.Timing.Specifications) 519 0 R (M9.24049.FigTitle.Figure43.TDM.Transmit.Signals) 520 0 R
(M9.25231.TBTitle.Table15.DDR2.SDRAM.Input.AC.Timing.Specifications.for.18.V.Interface) 521 0 R (M9.26685.TBTitle.Table22.DDR2.SDRAM.Differential.Electrical.Characteristics) 522 0 R (M9.28133.TBTitle.Table18.DDR.SDRAM.Output.AC.Timing.Specifications.continued) 523 0 R (M9.28210.Heading3.141.Signal.Terms.Definition) 524 0 R (M9.29100.TBTitle.Table21.PCI.Express.25.Gbps.Differential.Transmitter.Tx.Output.AC.Specifications) 525 0 R
(M9.29617.FigTitle.Figure6.Differential.Measurement.Points.for.Rise.and.Fall.Time) 526 0 R (M9.30519.FigTitle.Figure29.Reset.Connection.in.Functional.Application) 527 0 R (M9.31388.TBTitle.Table60.Connectivity.of.GE2.related.pins.when.GE2.interface.is.not.used) 528 0 R (M9.31534.TBTitle.Table53.JTAG.Timing) 529 0 R (M9.31907.TBTitle.Table37.SGMII.DC.Transmitter.Electrical.Characteristics) 530 0 R
(M9.32274.TBTitle.Table121..Maximum.Ratings) 531 0 R (M9.33432.Heading4.27106.RGMII.AC.Timing.Specifications) 532 0 R (M9.33674.FigTitle.Figure13.RGMII.and.RTBI.AC.Timing.and.Multiplexing.Diagrams) 533 0 R (M9.33806.TBTitle.Table40.Power.Supply.Ramp.Rate) 534 0 R (M9.34171.FigTitle.Figure5.Differential.Voltage.Definitions.for.Transmitter.or.Receiver) 535 0 R
(M9.35583.Heading1.23.Connectivity.Guidelines) 536 0 R (M9.35943.Heading1.2.Hardware.Design.Considerations) 537 0 R (M9.36241.TBTitle.Table6.CLKIN.Requirements) 538 0 R (M9.36402.TableTitle.Table.31.Signal.List.by.Ball.Number) 539 0 R (M9.37578.Heading3.311.Poweron.Sequence) 540 0 R
(M9.38242.FigTitle.Figure19.Single.Frequency.Sinusoidal.Jitter.Limits) 541 0 R (M9.38922.Heading3.2713.Asynchronous.Signal.Timing) 542 0 R (M9.39608.Heading2.34.SGMII.ACCoupled.Serial.Link.Connection.Example) 543 0 R (M9.39868.TBTitle.Table16.RGMII.DC.Electrical.Characteristics) 544 0 R (M9.40609.Heading1.22.Maximum.Ratings) 545 0 R
(M9.41727.FigureTitle.Figure.231.Test.Access.Port.Timing.Diagram) 546 0 R (M9.42611.TBTitle.Table8.DDR3.SDRAM.Interface.DC.Electrical.Characteristics.) 547 0 R (M9.43006.Heading1.24.Thermal.Characteristics) 548 0 R (M9.43208.TBTitle.Table58.Connectivity.of.GE1.related.pins.when.GE1.interface.is.not.used) 549 0 R (M9.43433.Heading2.12.Signal.List.By.Ball.Location) 550 0 R
(M9.43567.FigureTitle.Figure.33.MRC6011.Mechanical.Information.500pin.TBGA.Package.) 551 0 R (M9.45783.TBTitle.Table22.PCI.Express.25.Gbps.Differential.Receiver.Rx.Input.AC.Specifications) 552 0 R (M9.45801.TBTitle.Table17.RGMII.and.RTBI.AC.Timing) 553 0 R (M9.46125.FigTitle.Figure7.Timing.Diagram.for.tDDKHMH) 554 0 R (M9.47743.FigTitle.Figure44.SingleEnded.Reference.Clock.Input.Requirements) 555 0 R
(M9.48293.TBTitle.Table48.RGMII.with.no.onboard.delay.AC.Timing.Specifications) 556 0 R (M9.49939.TBTitle.Table57.Connectivity.of.GE1.Related.Pins.When.GE1.Interface.Is.Not.Used.) 557 0 R (M9.50068.Heading4.1422.DC.Level.Requirement.based.on.signaling.mode.of.clock.input) 558 0 R (M9.52072.Heading1.6.Revision.History) 559 0 R (M9.52085.FigTitle.Figure4.Lynx.PLL.Supplies) 560 0 R
(M9.53212.Heading3.2710.Ethernet.Timing) 561 0 R (M9.55273.Heading4.2742.DDR.SDRAM.Output.AC.Timing.Specifications) 562 0 R (M9.56468.FigTitle.Figure3.DDR.SDRAM.Input.Timing.Diagram) 563 0 R (M9.59930.TBTitle.Table61.Connectivity.of.TDM.Related.Pins.When.Tdm.Interface.Is.Not.Used) 564 0 R (M9.60526.TBTitle.Table55.Connectivity.of.DDR.Related.Pins.When.Using.16bit.DDR.Memory.Only.) 565 0 R
(M9.61596.FigTitle.Figure52.SingleEnded.Measurement.Points.for.Rise.and.Fall.Time.Matching) 566 0 R (M9.61716.FigTitle.Figure45.TDMSI.AC.Test.Load) 567 0 R (M9.62611.TBTitle.Table25.Serial.RapidIO.Receiver.AC.Timing.Specifications) 568 0 R (M9.64113.FigTitle.Figure43.Differential.Reference.Clock.Input.Requirements.ACCoupled) 569 0 R]
>>
endobj
30 0 obj
<<
/Limits [(M9.64788.FigTitle.Figure6.StartUp.Sequence.with.VDD.Raised.Before.VDDIO.with.CLKIN.Started.with.VDDI) (P.25)]
/Names [(M9.64788.FigTitle.Figure6.StartUp.Sequence.with.VDD.Raised.Before.VDDIO.with.CLKIN.Started.with.VDDI) 570 0 R (M9.65070.TBTitle.Table38.SGMII.DC.Receiver.Electrical.Characteristics) 571 0 R (M9.66455.TBTitle.Table23.DDR2.SDRAM.Differential.Electrical.Characteristics) 572 0 R (M9.66653.TBTitle.Table41.HDLC.BiSync.Transparent.AC.Timing.Specifications.1) 573 0 R (M9.67218.Heading1.4.Ordering.Information) 574 0 R
(M9.67964.TBTitle.Table38.Connectivity.of.Unused.ECC.Mechanism.Pins) 575 0 R (M9.68333.TBTitle.Table53.SPI.AC.Timing.Specifications.1) 576 0 R (M9.68602.FigTitle.Figure31) 577 0 R (M9.69023.TBTitle.Table56.Connectivity.of.Unused.ECC.Mechanism.Pins) 578 0 R (M9.69694.Heading1.26.AC.Timings) 579 0 R
(M9.70136.TBTitle.Table14.DDR.SDRAM.Input.AC.Timing.Specifications.for.18V.Interface) 580 0 R (M9.71120.FigureTitle.Figure.3.StarCoreTM.SC3400.DSP.Subsystem.Block.Diagram) 581 0 R (M9.71842.FigTitle.Figure42.Differential.Reference.Clock.Requirements) 582 0 R (M9.73048.FigTitle.Figure5.DDR.SDRAM.Output.Timing.Diagram) 583 0 R (M9.73797.TBTitle.Table19.Transmitter.AC.Timing.Specifications) 584 0 R
(M9.74075.TBTitle.Table12.PCI.Express.25.Gbps.Differential.Receiver.Rx.Input.DC.Specifications) 585 0 R (M9.74841.Heading1.5.Product.Documentation) 586 0 R (M9.74925.FigTitle.Figure36.SPI.AC.Test.Load) 587 0 R (M9.75412.FigTitle.Figure5.DDR.AC.Test.Load) 588 0 R (M9.76094.FigTitle.Figure23.SGMII.Transmitter.DC.Measurement.Circuit) 589 0 R
(M9.76525.Heading2.115.SPI) 590 0 R (M9.77635.Heading1.32.MAPBGA.Package.Description) 591 0 R (M9.77695.Heading2.252.StartUp.Timing) 592 0 R (M9.77927.Heading2.31.DC.Operating.Conditions) 593 0 R (M9.79160.FigTitle.Figure45.TDM.Receive.Signals) 594 0 R
(M9.85322.TBTitle.Table4.Recommended.Operating.Conditions) 595 0 R (M9.85712.FigureTitle.Figure.230.Boundary.Scan.JTAG.Timing.Diagram) 596 0 R (M9.86376.Heading3.312.PowerOn.Ramp.Time) 597 0 R (M9.86806.TBTitle.Table53.Connectivity.of.DDR.related.pins.when.DDR.interface.is.not.used) 598 0 R (M9.87519.TBTitle.Table63.Connectivity.of.Individual.Additional.Pins.When.They.Are.Not.Required) 599 0 R
(M9.87724.Heading2.26.DC.Electrical.Characteristics) 600 0 R (M9.89166.Heading1.42.Power.Supply.Design.Considerations) 601 0 R (M9.90817.Heading3.2715.JTAG.Signals) 602 0 R (M9.91374.FigTitle.Figure5.DDR2.and.DDR3.SDRAM.Differential.Timing.Specifications) 603 0 R (M9.91704.FigTitle.Figure36.Driver.and.Receiver.of.SerDes.PCIExpress.Serial.RapidIO) 604 0 R
(M9.93492.FigureTitle.Figure.216.Timer.Timing) 605 0 R (M9.94689.Heading1.23.Recommended.Operating.Conditions) 606 0 R (M9.94790.FigTitle.Figure42.PLL.supplies) 607 0 R (M9.95358.TBTitle.Table60.Connectivity.of.GE.Management.Pins.When.GE1.and.GE2.Are.Not.Used) 608 0 R (M9.96871.FigTitle.Figure37.SPI.AC.Timing.in.Slave.Mode.External.Clock.Diagram) 609 0 R
(M9.97200.FigTitle.Figure14.MII.Management.Interface.Timing) 610 0 R (M9.97705.FigTitle.Figure38.SPI.AC.Timing.in.Master.Mode.Internal.Clock.Diagram) 611 0 R (M9.97853.TBTitle.Table37.SGMII.Transmit.AC.Timing.Specifications) 612 0 R (M9.98172.TableTitle.Table.219.Timer.Timing) 613 0 R (M9.99071.TBTitle.Table10.Differential.Signal.Definitions) 614 0 R
(M9.99190.Heading2.276.Serial.RapidIO.Timing) 615 0 R (P.1) 616 0 R (P.10) 617 0 R (P.11) 618 0 R (P.12) 619 0 R
(P.13) 620 0 R (P.14) 621 0 R (P.15) 622 0 R (P.16) 623 0 R (P.17) 624 0 R
(P.18) 625 0 R (P.19) 626 0 R (P.2) 627 0 R (P.20) 628 0 R (P.21) 629 0 R
(P.22) 630 0 R (P.23) 631 0 R (P.24) 632 0 R (P.25) 633 0 R]
>>
endobj
31 0 obj
<<
/Limits [(P.26) (P.9)]
/Names [(P.26) 634 0 R (P.27) 635 0 R (P.28) 636 0 R (P.29) 637 0 R (P.3) 638 0 R
(P.30) 639 0 R (P.31) 640 0 R (P.32) 641 0 R (P.33) 642 0 R (P.34) 643 0 R
(P.35) 644 0 R (P.36) 645 0 R (P.37) 646 0 R (P.38) 647 0 R (P.39) 648 0 R
(P.4) 649 0 R (P.40) 650 0 R (P.41) 651 0 R (P.42) 652 0 R (P.43) 653 0 R
(P.44) 654 0 R (P.45) 655 0 R (P.46) 656 0 R (P.47) 657 0 R (P.48) 658 0 R
(P.49) 659 0 R (P.5) 660 0 R (P.50) 661 0 R (P.51) 662 0 R (P.52) 663 0 R
(P.53) 664 0 R (P.54) 665 0 R (P.55) 666 0 R (P.56) 667 0 R (P.57) 668 0 R
(P.58) 669 0 R (P.59) 670 0 R (P.6) 671 0 R (P.60) 672 0 R (P.61) 673 0 R
(P.62) 674 0 R (P.63) 675 0 R (P.64) 676 0 R (P.65) 677 0 R (P.66) 678 0 R
(P.67) 679 0 R (P.68) 680 0 R (P.7) 681 0 R (P.8) 682 0 R (P.9) 683 0 R]
>>
endobj
32 0 obj
<<
/N 684 0 R
/P 11 0 R
/R [304 95 567 581]
/T 8 0 R
/V 22 0 R
>>
endobj
33 0 obj
<<
/Filter /FlateDecode
/Length 2169
>>
stream
HWnZV^ڊp dag!ǒ
B(soUw
)^A]g}/77ּ~g^8sZy5'.m5şR4%͝9|p[_^Oo_)BmPKq֜nyi?|ᕹys?73ν6Ҕz'?WKĶk`3#Iً QQ=oE)T#VpԜܛbknq;%x/`ZnWT._hiI&hz#'C@%Ո9?9cؼSܕBYW2yϛHB
ɦow~<|aH'6QQZ^M§'ߎ%c8.x"ꐖ*ǵ'_Ǐ|?x\0S9|}<1.rtdwpkd>7_3}Bg_!GwI̻~N-&+_zv:NH^%R