

## 2-Mbit (64K x 36) Pipelined Sync SRAM

#### **Features**

- · Registered inputs and outputs for pipelined operation
- 64K × 36 common I/O architecture
- 3.3V core power supply
- · 3.3V/2.5V I/O operation
- Fast clock-to-output times
  - 3.5 ns (166-MHz device)
- Provide high-performance 3-1-1-1 access rate
- User-selectable burst counter supporting Intel<sup>®</sup> Pentium<sup>®</sup> interleaved or linear burst sequences
- Separate processor and controller address strobes
- · Synchronous self-timed writes
- · Asynchronous output enable
- Offered in JEDEC-standard lead-free 100-pin TQFP package
- "ZZ" Sleep Mode Option


### Functional Description[1]

The CY7C1346H SRAM integrates 64K x 36 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining Chip Enable  $(\overline{CE}_1)$ , depth-expansion Chip Enables  $(\overline{CE}_2)$  and  $\overline{CE}_3$ , Burst Control inputs  $(\overline{ADSC}, \overline{ADSP}, \text{ and } \overline{ADV})$ , Write Enables  $(\overline{BW}_{A:DI}, \text{ and } \overline{BWE})$ , and Global Write  $(\overline{GW})$ . Asynchronous inputs include the Output Enable  $(\overline{OE})$  and the ZZ pin.

Addresses and chip enables are registered at rising edge of clock when either Address Strobe Processor (ADSP) or Address Strobe Controller (ADSC) are active. Subsequent burst addresses can be internally generated as controlled by the Advance pin  $(\overline{ADV})$ .

Address, data inputs, and write controls are registered on-chip to initiate a self-timed Write cycle. This part supports Byte Write operations (see Pin Descriptions and Truth Table for further details). Write cycles can be one to four bytes wide as controlled by the Byte Write control inputs. GW when active LOW causes all bytes to be written.

The CY7C1346H operates from a +3.3V core power supply while all outputs also operate with either a +3.3V/2.5V supply. JEDEC-standard inputs and outputs are JESD8-5-compatible



1. For best-practices recommendations, please refer to the Cypress application note System Design Guidelines on www.cypress.com.




#### **Selection Guide**

	166 MHz	Unit
Maximum Access Time	3.5	ns
Maximum Operating Current	240	mA
Maximum CMOS Standby Current	40	mA

## **Pin Configuration**

### 100-pin TQFP Pinout





## **Pin Definitions**

Name	I/O	Description
A <sub>0</sub> , A <sub>1</sub> , A	Input- Synchronous	Address Inputs used to select one of the 64K <u>address locations</u> . Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and $\overline{CE}_1$ , $\overline{CE}_2$ , and $\overline{CE}_3$ are sampled active. $A_1$ , $A_0$ feed the 2-bit counter.
BW <sub>A</sub> ,BW <sub>B</sub> BW <sub>C</sub> ,BW <sub>D</sub>	Input- Synchronous	Byte Write Select Inputs, active LOW. Qualified with BWE to conduct Byte Writes to the SRAM. Sampled on the rising edge of CLK.
GW	Input- Synchronous	<b>Global Write Enable Input, active LOW</b> . When asserted LOW on the rising edge of $CLK$ , a global Write is conducted (ALL bytes are written, regardless of the values on $BW_{[A:D]}$ and $BWE$ ).
BWE	Input- Synchronous	Byte Write Enable Input, active LOW. Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a Byte Write.
CLK	Input- Clock	<b>Clock Input</b> . Used to capture all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW, during a burst operation.
CE₁	Input- Synchronous	Chip Enable 1 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $CE_2$ and $CE_3$ to select/deselect the device. ADSP is ignored if $CE_1$ is HIGH. $CE_1$ is sampled only when a new external address is loaded.
CE <sub>2</sub>	Input- Synchronous	Chip Enable 2 Input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $CE_1$ and $CE_3$ to select/deselect the device. $CE_2$ is sampled only when a new external address is loaded.
CE₃	Input- Synchronous	<u>Chip</u> Enable 3 Input, active LOW. Sample <u>d on</u> the rising edge of CLK. Used in conjunction with $CE_1$ and $CE_2$ to select/deselect the device. $CE_3$ is sampled only when a new external address is loaded.
ŌĒ	Input- Asynchronous	Output Enable, asynchronous input, active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are tri-stated, and act as input data pins. OE is masked during the first clock of a Read cycle when emerging from a deselected state.
ADV	Input- Synchronous	Advance Input signal, sampled on the rising edge of CLK, active LOW. When asserted, it automatically increments the address in a burst cycle.
ADSP	Input- Synchronous	Address Strobe from Processor, sampled on the rising edge of CLK, active LOW. When asserted LOW, A is captured in the address registers. $A_1$ , $A_0$ are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. ASDP is ignored when $CE_1$ is deasserted HIGH.
ADSC	Input- Synchronous	Address Strobe from Controller, sampled on the rising edge of CLK, active LOW. When asserted LOW, A is captured in the address registers. A <sub>1</sub> , A <sub>0</sub> are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.
ZZ	Input- Asynchronous	<b>ZZ "Sleep" Input, active HIGH</b> . This input, when HIGH places the device in a non-time-critical "sleep" condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull-down.
DQ <sub>A,</sub> DQ <sub>B</sub> DQ <sub>C,</sub> DQ <sub>D,</sub> DQP <sub>A</sub> , DQP <sub>B</sub> DQP <sub>C</sub> ,DQP	I/O- Synchronous	<b>Bidirectional Data I/O lines</b> . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by "A" <u>dur</u> ing the previous clock rise of the Read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, DQs and DQPs are placed in a tri-state condition.
$V_{DD}$	Power Supply	Power supply inputs to the core of the device.
1		



#### Pin Definitions (continued)

Name	I/O	Description
$V_{\rm DDQ}$	I/O Power Supply	Power supply for the I/O circuitry.
$V_{SSQ}$	I/O Ground	Ground for the I/O circuitry.
MODE	Input- Static	Selects Burst Order. When tied to GND selects linear burst sequence. When tied to $V_{DD}$ or left floating selects interleaved burst sequence. This is a strap pin and should remain static during device operation. Mode Pin has an internal pull-up.
NC		<b>No Connects</b> . Not internally connected to the die. 4M, 9M,18M, 72M, 144M, 288M, 576M and 1G are address expansion pins and are not internally connected to the die.

#### **Functional Overview**

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock.

The CY7C1346H supports secondary cache in systems utilizing either a linear or interleaved burst sequence. The interleaved burst order supports Pentium and i486™ processors. The linear burst sequence is suited for processors that utilize a linear burst sequence. The burst order is user selectable, and is determined by sampling the MODE input. Accesses can be initiated with either the Processor Address Strobe (ADSP) or the Controller Address Strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte Write operations are qualified with the Byte Write Enable (BWE) and Byte Write Select (BW $_{[A:D]}$ ) inputs. A Global Write Enable (GW) overrides all Byte Write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed Write circuitry.

Three synchronous Chip Selects  $(\overline{CE}_1, CE_2, \overline{CE}_3)$  and an asynchronous Output Enable  $(\overline{OE})$  provide for easy bank selection and output tri-state control.  $\overline{ADSP}$  is ignored if  $\overline{CE}_1$  is HIGH.

#### **Single Read Accesses**

This access is initiated when the following conditions are satisfied at clock rise: (1) ADSP or ADSC is asserted LOW, (2) CE<sub>1</sub>, CE<sub>2</sub>, CE<sub>3</sub> are all asserted active, and (3) the Write signals (GW, BWE) are all deasserted HIGH. ADSP is ignored if CE<sub>1</sub> is HIGH. The address presented to the address inputs (A) is stored into the address advancement logic and the address register while being presented to the memory array. The corresponding data is allowed to propagate to the input of the output registers. At the rising edge of the next clock the data is allowed to propagate through the output register and onto the data bus within  $t_{\text{CO}}$  if OE is active LOW. The only exception occurs when the SRAM is emerging from a deselected state to a selected state, its outputs are always tri-stated during the first cycle of the access. After the first cycle of the access, the outputs are controlled by the OE signal. Consecutive single Read cycles are supported. Once the SRAM is deselected at clock rise by the chip select and either ADSP or ADSC signals, its output will tri-state immediately.

#### Single Write Accesses Initiated by ADSP

This access is initiated when both of the following conditions are satisfied at clock rise: (1) ADSP is asserted LOW, and (2)  $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_2$ ,  $\overline{\text{CE}}_3$  are all asserted active. The address presented to A is loaded into the address register and the address advancement logic while being delivered to the RAM array. The Write signals (GW, BWE, and  $\overline{\text{BW}}_{\text{[A:D]}}$ ) and  $\overline{\text{ADV}}$  inputs are ignored during this first cycle.

 $\overline{\text{ADSP}}\text{-triggered}$  Write accesses require two clock cycles to complete. If  $\overline{\text{GW}}$  is asserted LOW on the second clock rise, the data presented to the DQ inputs is written into the corresponding address location in the memory array. If  $\overline{\text{GW}}$  is HIGH, then the Write operation is controlled by  $\overline{\text{BWE}}$  and  $\overline{\text{BW}}_{[A:D]}$  signals. The CY7C1346H provides Byte Write capability that is described in the Write Cycle Descriptions table. Asserting the Byte Write Enable input ( $\overline{\text{BWE}}$ ) with the selected Byte Write ( $\overline{\text{BW}}_{[A:D]}$ ) input, will selectively write to only the desired bytes. Bytes not selected during a Byte Write operation will remain unaltered. A synchronous self-timed Write mechanism has been provided to simplify the Write operations.

Because the CY7C1346H is a common I/O device, the Output Enable (OE) must be deasserted HIGH before presenting data to the DQ inputs. Doing so will tri-state the output drivers. As a safety precaution, DQ are automatically tri-stated whenever a Write cycle is detected, regardless of the state of OE.

#### Single Write Accesses Initiated by ADSC

ADSC Write accesses are initiated when the following conditions are satisfied: (1) ADSC is asserted LOW, (2) ADSP is deasserted HIGH, (3)  $\overline{CE}_1$ ,  $CE_2$ ,  $\overline{CE}_3$  are all asserted active, and (4) the appropriate combination of the Write inputs (GW, BWE, and  $BW_{A:D}$  are asserted active to conduct a Write to the desired byte(s). ADSC-triggered Write accesses require a single clock cycle to complete. The address presented to A is loaded into the address register and the address advancement logic while being delivered to the memory array. The ADV input is ignored during this cycle. If a global Write is conducted, the data presented to DQ is written into the corresponding address location in the memory core. If a Byte Write is conducted, only the selected bytes are written. Bytes not selected during a Byte Write operation will remain unaltered. A synchronous self-timed Write mechanism has been provided to simplify the Write operations.

Because the CY7C1346H is a common I/O device, the Output Enable ( $\overline{OE}$ ) must be deserted HIGH before presenting data to the DQ inputs. Doing so will tri-state the output drivers. As a safety precaution, DQs are automatically tri-stated whenever a Write cycle is detected, regardless of the state of  $\overline{OE}$ .



#### **Burst Sequences**

The CY7C1346H provides a two-bit wraparound counter, fed by  $A_1$ ,  $A_0$ , that implements either an interleaved or linear burst sequence. The interleaved burst sequence is designed specifically to support Intel Pentium applications. The linear burst sequence is designed to support processors that follow a linear burst sequence. The burst sequence is user selectable through the MODE input.

Asserting  $\overline{\text{ADV}}$  LOW at clock rise will automatically increment the burst counter to the next address in the burst sequence. Both Read and Write burst operations are supported.

#### Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode.  $\overline{CE_1}$ ,  $\overline{CE_2}$ ,  $\overline{CE_3}$ ,  $\overline{ADSP}$ , and  $\overline{ADSC}$  must remain inactive for the duration of  $t_{ZZREC}$  after the ZZ input returns LOW.

# Interleaved Burst Address Table (MODE = Floating or $V_{DD}$ )

First Address A <sub>1</sub> , A <sub>0</sub>	Second Address A <sub>1</sub> , A <sub>0</sub>	Third Address A <sub>1</sub> , A <sub>0</sub>	Fourth Address A <sub>1</sub> , A <sub>0</sub>
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

### **Linear Burst Address Table (MODE = GND)**

First Address A <sub>1</sub> , A <sub>0</sub>	Second Address A <sub>1</sub> , A <sub>0</sub>	Third Address A <sub>1</sub> , A <sub>0</sub>	Fourth Address A <sub>1</sub> , A <sub>0</sub>
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

#### **ZZ Mode Electrical Characteristics**

Parameter	Description	Test Conditions	Min.	Max.	Unit
I <sub>DDZZ</sub>	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2V$		40	mA
t <sub>ZZS</sub>	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2V$		2t <sub>CYC</sub>	ns
t <sub>ZZREC</sub>	ZZ recovery time	ZZ ≤ 0.2V	2t <sub>CYC</sub>		ns
t <sub>ZZI</sub>	ZZ Active to sleep current	This parameter is sampled		2t <sub>CYC</sub>	ns
t <sub>RZZI</sub>	ZZ Inactive to exit sleep current	This parameter is sampled	0		ns



## **Truth Table** [2, 3, 4, 5, 6, 7]

Next Cycle	Add. Used	CE <sub>1</sub>	CE <sub>2</sub>	CE <sub>3</sub>	ZZ	ADSP	ADSC	ADV	WRITE	OE	CLK	DQ
Deselect Cycle, Power-down	None	H	X	Х	L	Х	L	Х	Х	Х	L-H	Tri-State
Deselect Cycle, Power-down	None	L	L	Х	L	L	Х	Х	Х	Х	L-H	Tri-State
Deselect Cycle, Power-down	None	L	Х	Н	L	L	Х	Х	Х	Х	L-H	Tri-State
Deselect Cycle, Power-down	None	L	L	Х	L	Н	L	Х	Х	Х	L-H	Tri-State
Deselect Cycle, Power-down	None	L	Х	Н	L	Н	L	Х	Х	Х	L-H	Tri-State
Sleep Mode, Power-down	None	Х	Х	Х	Н	Х	Х	Х	Х	Х	Х	Tri-State
READ Cycle, Begin Burst	External	L	Н	L	L	L	Х	Х	Х	L	L-H	Q
READ Cycle, Begin Burst	External	L	Н	L	L	L	Х	Х	Х	Н	L-H	Tri-State
WRITE Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	L	Х	L-H	D
READ Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	Н	L	L-H	Q
READ Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	Н	Н	L-H	Tri-State
READ Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	Н	L	L-H	Q
READ Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	Н	Н	L-H	Tri-State
READ Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	Н	L	L-H	Q
READ Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	Н	Н	L-H	Tri-State
WRITE Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	L	Х	L-H	D
WRITE Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	L	Х	L-H	D
READ Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	L	L-H	Q
READ Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	Н	L-H	Tri-State
READ Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	L	L-H	Q
READ Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	Н	L-H	Tri-State

#### Notes:

X = "Don't Care." H = Logic HIGH, L = Logic LOW.
 WRITE = L when any one or more Byte Write Enable signals (BW<sub>A</sub>,BW<sub>B</sub>,BW<sub>C</sub>,BW<sub>D</sub>) and BWE = L or GW = L. WRITE = H when all Byte Write Enable signals (BW<sub>A</sub>,BW<sub>B</sub>,BW<sub>C</sub>,BW<sub>D</sub>), BWE, GW = H.
 The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
 CE<sub>1</sub>, CE<sub>2</sub>, and CE<sub>3</sub> are available only in the TQFP package.
 The SRAM always initiates a read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BW<sub>[A:D]</sub>. Writes may occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH prior to the start of the Write cycle to allow the outputs to Tri-State. OE is a don't care for the remainder of the Write cycle
 OE is asynchronous and is not sampled with the clock rise. It is masked internally during Write cycles. During a Read cycle all data bits are Tri-State when OE is inactive or when the device is deselected, and all data bits behave as output when OE is active (LOW).



## Truth Table (continued)[2, 3, 4, 5, 6, 7]

Next Cycle	Add. Used	CE <sub>1</sub>	CE <sub>2</sub>	CE <sub>3</sub>	ZZ	ADSP	ADSC	ADV	WRITE	OE	CLK	DQ
WRITE Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	L	Х	L-H	D
WRITE Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	L	Х	L-H	D

## Truth Table for Read/Write $^{[2, 3]}$

Function	GW	BWE	BW <sub>D</sub>	BW <sub>C</sub>	BW <sub>B</sub>	BW <sub>A</sub>
Read	Н	Н	Х	Х	Х	Х
Read	Н	L	Н	Н	Н	Н
Write Byte A – (DQ <sub>A</sub> and DQP <sub>A</sub> )	Н	L	Н	Н	Н	L
Write Byte B – (DQ <sub>B</sub> and DQP <sub>B</sub> )	Н	L	Н	Н	L	Н
Write Bytes B, A	Н	L	Н	Н	L	L
Write Byte C – (DQ <sub>C</sub> and DQP <sub>C</sub> )	Н	L	Н	L	Н	Н
Write Bytes C, A	Н	L	Н	L	Н	L
Write Bytes C, B	Н	L	Н	L	L	Н
Write Bytes C, B, A	Н	L	Н	L	L	L
Write Byte D – (DQ <sub>D</sub> and DQP <sub>D</sub> )	Н	L	L	Н	Н	Н
Write Bytes D, A	Н	L	L	Н	Н	L
Write Bytes D, B	Н	L	L	Н	L	Н
Write Bytes D, B, A	Н	L	L	Н	L	L
Write Bytes D, C	Н	L	L	L	Н	Н
Write Bytes D, C, A	Н	L	L	L	Н	L
Write Bytes D, C, B	Н	L	L	L	L	Н
Write All Bytes	Н	L	L	L	L	L
Write All Bytes	L	Х	Х	Х	Х	Х



## **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ......-65°C to +150°C Ambient Temperature with Power Applied ...... –55°C to +125°C Supply Voltage on  $V_{DD}$  Relative to GND......  $-0.5 \mbox{V}$  to +4.6  $\mbox{V}$ Supply Voltage on  $\rm V_{\rm DDQ}$  Relative to GND ..... –0.5V to +V  $_{\rm DD}$ DC Voltage Applied to Outputs 

DC Input Voltage	.–0.5V to V <sub>DD</sub> + 0.5V
Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	>2001V
Latch-up Current	>200 mA

## **Operating Range**

Range	Ambient Temperature	V <sub>DD</sub>	V <sub>DDQ</sub>
Commercial	0°C to +70°C	3.3V -5%/+10%	
Industrial	-40°C to +85°C		to V <sub>DD</sub>

## Electrical Characteristics Over the Operating Range [8, 9]

Parameter	Description	Test Conditions	Min.	Max.	Unit
$V_{DD}$	Power Supply Voltage		3.135	3.6	V
$V_{DDQ}$	I/O Supply Voltage	for 3.3V I/O	3.135	$V_{DD}$	V
		for 2.5V I/O	2.375	2.625	
V <sub>OH</sub>	Output HIGH Voltage	for 3.3V I/O, I <sub>OH</sub> = -4.0 mA	2.4		V
		for 2.5V I/O, I <sub>OH</sub> = -1.0 mA	2.0		
V <sub>OL</sub>	Output LOW Voltage	for 3.3V I/O, I <sub>OL</sub> = 8.0 mA		0.4	V
		for 2.5V I/O, I <sub>OL</sub> = 1.0 mA		0.4	
V <sub>IH</sub>	Input HIGH Voltage <sup>[8]</sup>	for 3.3V I/O	2.0	V <sub>DD</sub> + 0.3V	V
		for 2.5V I/O	1.7	V <sub>DD</sub> + 0.3V	V
V <sub>IL</sub>	Input LOW Voltage <sup>[8]</sup>	for 3.3V I/O	-0.3	0.8	V
		for 2.5V I/O	-0.3	0.7	V
I <sub>X</sub> Input Leakage Current except ZZ and MODE		$GND \le V_1 \le V_{DDQ}$	<b>–</b> 5	5	μΑ
	Input Current of MODE	Input = V <sub>SS</sub>	-30		μΑ
		Input = V <sub>DD</sub>		5	μΑ
	Input Current of ZZ	Input = V <sub>SS</sub>	<b>-</b> 5		μΑ
		Input = V <sub>DD</sub>		30	μΑ
l <sub>oz</sub>	Output Leakage Current	$GND \le V_I \le V_{DDQ}$ , Output Disabled	<b>-</b> 5	5	μΑ
I <sub>DD</sub>	V <sub>DD</sub> Operating Supply Current	$V_{DD}$ = Max., $I_{OUT}$ = 0 mA, $f = f_{MAX}$ = 1/ $t_{CYC}$		240	mA
I <sub>SB1</sub>	Automatic CS Power-down Current—TTL Inputs	$V_{DD}$ = Max, Device Deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , $f = f_{MAX} = 1/t_{CYC}$		100	mA
I <sub>SB2</sub>	Automatic CS Power-down Current—CMOS Inputs	$V_{DD}$ = Max, Device Deselected, $V_{IN} \le 0.3 V$ or $V_{IN} \ge V_{DDQ} - 0.3 V$ , f = 0		40	mA
I <sub>SB3</sub>	Automatic CS Power-down Current—CMOS Inputs	$V_{DD}$ = Max, Device Deselected, or $V_{IN} \le 0.3V$ or $V_{IN} \ge V_{DDQ} - 0.3V$ , f = f <sub>MAX</sub> = 1/t <sub>CYC</sub>		85	mA
I <sub>SB4</sub>	Automatic CS Power-down Current—TTL Inputs	$V_{DD}$ = Max, Device Deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , f = 0		45	mA

#### Notes:

Overshoot: V<sub>IH</sub>(AC) < V<sub>DD</sub> +1.5V (Pulse width less than t<sub>CYC</sub>/2), undershoot: V<sub>IL</sub>(AC) > -2V (Pulse width less than t<sub>CYC</sub>/2).
 T<sub>Power-up</sub>: Assumes a linear ramp from 0V to V<sub>DD</sub>(min.) within 200 ms. During this time V<sub>IH</sub> < V<sub>DD</sub> and V<sub>DDQ</sub> ≤ V<sub>DD</sub>.



## Capacitance<sup>[10]</sup>


Parameter	Description	Test Conditions	100 TQFP Max.	Unit
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz,	5	pF
C <sub>CLK</sub>	Clock Input Capacitance	V <sub>DD</sub> = 3.3V. V <sub>DDO</sub> = 2.5V	5	pF
C <sub>I/O</sub>	Input/Output Capacitance	, DDQ =.0.	5	pF


## Thermal Resistance<sup>[10]</sup>

Parameter	Description	Test Conditions	100 TQFP Package	Unit
U/A	Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and procedures for measuring	30.32	°C/W
- 30	Thermal Resistance (Junction to Case)	thermal impedance, per EIA/JESD51	6.85	°C/W

## **AC Test Loads and Waveforms**

#### 3.3V I/O Test Load





#### Note

10. Tested initially and after any design or process change that may affect these parameters.



## Switching Characteristics Over the Operating Range[11, 12]

		-166			
Parameter	Description	Min.	Max.	Unit	
t <sub>POWER</sub>	V <sub>DD</sub> (Typical) to the First Access <sup>[13]</sup>	1		ms	
Clock			-	1	
t <sub>CYC</sub>	Clock Cycle Time	6.0		ns	
t <sub>сн</sub>	Clock HIGH	2.5		ns	
t <sub>CL</sub>	Clock LOW	2.5		ns	
Output Times					
t <sub>co</sub>	Data Output Valid after CLK Rise		3.5	ns	
t <sub>DOH</sub>	Data Output Hold after CLK Rise	1.5		ns	
t <sub>CLZ</sub>	Clock to Low-Z <sup>[14, 15, 16]</sup>	0		ns	
t <sub>CHZ</sub>	Clock to High-Z <sup>[14, 15, 16]</sup>		3.5	ns	
t <sub>OEV</sub>	OE LOW to Output Valid		3.5	ns	
t <sub>OELZ</sub>	OE LOW to Output Low-Z <sup>[14, 15, 16]</sup>	0		ns	
t <sub>OEHZ</sub>	OE HIGH to Output High-Z <sup>[14, 15, 16]</sup>		3.5	ns	
Set-up Times					
t <sub>AS</sub>	Address Set-up before CLK Rise	1.5		ns	
t <sub>ADS</sub>	ADSC, ADSP Set-up before CLK Rise	1.5		ns	
t <sub>ADVS</sub>	ADV Set-up before CLK Rise	1.5		ns	
t <sub>WES</sub>	GW, BWE, BW <sub>[A:D]</sub> Set-up before CLK Rise	1.5		ns	
t <sub>DS</sub>	Data Input Set-up before CLK Rise	1.5		ns	
t <sub>CES</sub>	Chip Enable Set-Up before CLK Rise	1.5		ns	
Hold Times					
t <sub>AH</sub>	Address Hold after CLK Rise	0.5		ns	
t <sub>ADH</sub>	ADSP, ADSC Hold after CLK Rise	0.5	0.5		
t <sub>ADVH</sub>	ADV Hold after CLK Rise	0.5	0.5		
t <sub>WEH</sub>	GW, BWE, BW <sub>[A:D]</sub> Hold after CLK Rise	0.5		ns	
t <sub>DH</sub>	Data Input Hold after CLK Rise	0.5		ns	
t <sub>CEH</sub>	Chip Enable Hold after CLK Rise	0.5		ns	

#### Notes:

<sup>11.</sup> Timing reference level is 1.5V when  $V_{\rm DDQ}$  = 3.3V and 1.25V when  $V_{\rm DDQ}$  = 2.5V. 12. Test conditions shown in (a) of AC Test Loads unless otherwise noted.

<sup>13.</sup> This part has a voltage regulator internally; t<sub>POWER</sub> is the time that the power needs to be supplied above V<sub>DD</sub>(minimum) initially before a Read or Write operation can be initiated.


<sup>14.</sup> t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>OELZ</sub>, and t<sub>OEHZ</sub> are specified with AC test conditions shown in part (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.

15. At any given voltage and temperature, t<sub>OEHZ</sub> is less than t<sub>OELZ</sub> and t<sub>CHZ</sub> is less than t<sub>CLZ</sub> to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High-Z prior to Low-Z under the same system conditions.

<sup>16.</sup> This parameter is sampled and not 100% tested.



# Switching Waveforms Read Cycle Timing<sup>[17]</sup>




#### Note:

17. On this diagram, when  $\overline{\text{CE}}$  is LOW,  $\overline{\text{CE}}_1$  is LOW,  $\overline{\text{CE}}_2$  is HIGH and  $\overline{\text{CE}}_3$  is LOW. When  $\overline{\text{CE}}$  is HIGH,  $\overline{\text{CE}}_1$  is HIGH or  $\overline{\text{CE}}_2$  is LOW or  $\overline{\text{CE}}_3$  is HIGH.



## Switching Waveforms (continued)

Write Cycle Timing<sup>[17, 18]</sup>




#### Note:

18. Full width Write can be initiated by either  $\overline{\text{GW}}$  LOW; or by  $\overline{\text{GW}}$  HIGH,  $\overline{\text{BWE}}$  LOW and  $\overline{\text{BW}}_{[A:D]}$  LOW.



## Switching Waveforms (continued)

Read/Write Cycle Timing<sup>[17, 19, 20]</sup>




19. The data bus (Q) remains in High-Z following a Write cycle unless an ADSP, ADSC, or ADV cycle is performed. 20. GW is HIGH.



## Switching Waveforms (continued)

**ZZ** Mode Timing [21, 22]



21. Device must be deselected when entering ZZ mode. See Cycle Descriptions table for all possible signal conditions to deselect the device. 22. DQs are in High-Z when exiting ZZ sleep mode.



#### **Ordering Information**

Cypress offers other versions of this type of product in many different configurations and features. The following table contains only the list of parts that are currently available.


For a complete listing of all options, visit the Cypress website at www.cypress.com and refer to the product summary page at http://www.cypress.com/products or contact your local sales representative.

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices.

Speed (MHz)	Ordering Code	Package Diagram	Package Type	Operating Range
166	CY7C1346H-166AXC	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free	Commercial

### **Package Diagrams**

#### 100-pin TQFP (14 x 20 x 1.4 mm) (51-85050)



i486 is a trademark, and Intel and Pentium are registered trademarks, of Intel Corporation. PowerPC is a registered trademark of IBM Corporation. All product and company names mentioned in this document may be trademarks of their respective holders.



## **Document History Page**

Document Title: CY7C1346H 2-Mbit (64K x 36) Pipelined Sync SRAM Document Number: 38-05672				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	347357	See ECN	PCI	New Data sheet
*A	420879	See ECN	RXU	Converted from Preliminary to Final. Changed address of Cypress Semiconductor Corporation on Page# 1 from "3901 North First Street" to "198 Champion Court" Removed 133MHz Speed bin. Changed three-state to tri-state. Modified test condition from $V_{IH} \leq V_{DD}$ to $V_{IH} < V_{DD}$ Modified "Input Load" to "Input Leakage Current except ZZ and MODE" in the Electrical Characteristics Table. Replaced Package Name column with Package Diagram in the Ordering Information table. Replaced Package Diagram of 51-85050 from *A to *B
*B	459347	See ECN	NXR	Included 2.5V I/O option Updated the Ordering Information table.
*C	2896585	03/20/2010	NJY	Removed obsolete part numbers from Ordering Information table and updated package diagrams.