



ALPHA & OMEGA SEMICONDUCTOR

AON6910A

30V Dual Asymmetric N-Channel MOSFET

General Description

The AON6910A is designed to provide a high efficiency synchronous buck power stage with optimal layout and board space utilization. It includes two specialized MOSFETs in a dual Power DFN5x6B package. The Q1 "High Side" MOSFET is designed to minimize switching losses. The Q2 "Low Side" MOSFET is designed for low $R_{DS(ON)}$ to reduce conduction losses. Power losses are minimized due to an extremely low combination of $R_{DS(ON)}$ and C_{RSS} . In addition, switching behavior is well controlled with a "Schottky style" soft recovery body diode.


Product Summary

	<u>Q1</u>	<u>Q2</u>
V_{DS}	30V	30V
I_D (at $V_{GS}=10V$)	37A	80A
$R_{DS(ON)}$ (at $V_{GS}=10V$)	<14mΩ	<4.1mΩ
$R_{DS(ON)}$ (at $V_{GS} = 4.5V$)	<20mΩ	<5.0mΩ


100% UIS Tested
100% Rq Tested




DFN5X6B



Bottom View



Top View



Bottom View

Absolute Maximum Ratings $T_A=25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Max Q1	Max Q2	Units
Drain-Source Voltage	V _{DS}	30		V
Gate-Source Voltage	V _{GS}	±20	±12	V
Continuous Drain Current	T _C =25°C	I _D	37	80
	T _C =100°C		23	52
Pulsed Drain Current ^C	I _{DM}	85	190	
Continuous Drain Current	T _A =25°C	I _{DSM}	9.1	16
	T _A =70°C		7.2	13
Avalanche Current ^C	I _{AS} , I _{AR}	21	35	A
Avalanche Energy L=0.1mH ^C	E _{AS} , E _{AR}	22	61	mJ
Power Dissipation ^B	T _C =25°C	P _D	31	52
	T _C =100°C		12.5	20
Power Dissipation ^A	T _A =25°C	P _{DSM}	1.9	2
	T _A =70°C		1.2	1.3
Junction and Storage Temperature Range	T _J , T _{STG}	-55 to 150		°C

Thermal Characteristics

Thermal Characteristics							
Parameter	Symbol		Typ Q1	Typ Q2	Max Q1	Max Q2	Units
Maximum Junction-to-Ambient ^A	t ≤ 10s	R_{JA}	29	27	35	32	°C/W
Maximum Junction-to-Ambient ^{A/D}	Steady-State		56	51	67	61	°C/W
Maximum Junction-to-Case	Steady-State	R_{JC}	3.3	2	4	2.4	°C/W

Q1 Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV_{DSS}	Drain-Source Breakdown Voltage	$I_D=250\mu\text{A}, V_{GS}=0\text{V}$	30			V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=30\text{V}, V_{GS}=0\text{V}$ $T_J=55^\circ\text{C}$			1 5	μA
I_{GSS}	Gate-Body leakage current	$V_{DS}=0\text{V}, V_{GS}= \pm 20\text{V}$			100	nA
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	1.3	1.8	2.4	V
$I_{\text{D}(\text{ON})}$	On state drain current	$V_{GS}=10\text{V}, V_{DS}=5\text{V}$	85			A
$R_{\text{DS}(\text{ON})}$	Static Drain-Source On-Resistance	$V_{GS}=10\text{V}, I_D=9.1\text{A}$ $T_J=125^\circ\text{C}$		11.5 17.5	14 21	$\text{m}\Omega$
		$V_{GS}=4.5\text{V}, I_D=9.1\text{A}$		16	20	$\text{m}\Omega$
g_{FS}	Forward Transconductance	$V_{DS}=5\text{V}, I_D=9.1\text{A}$		30		S
V_{SD}	Diode Forward Voltage	$I_S=1\text{A}, V_{GS}=0\text{V}$		0.73	1	V
I_S	Maximum Body-Diode Continuous Current				33	A
DYNAMIC PARAMETERS						
C_{iss}	Input Capacitance	$V_{GS}=0\text{V}, V_{DS}=15\text{V}, f=1\text{MHz}$	400	510	670	pF
C_{oss}	Output Capacitance		150	220	310	pF
C_{rss}	Reverse Transfer Capacitance		13	22	38	pF
R_g	Gate resistance	$V_{GS}=0\text{V}, V_{DS}=0\text{V}, f=1\text{MHz}$	0.9	1.8	2.7	Ω
SWITCHING PARAMETERS						
$Q_g(10\text{V})$	Total Gate Charge	$V_{GS}=10\text{V}, V_{DS}=15\text{V}, I_D=9.1\text{A}$	5.9	7.4	9	nC
$Q_g(4.5\text{V})$	Total Gate Charge		2.6	3.3	4.0	nC
Q_{gs}	Gate Source Charge		1.2	1.5	1.8	nC
Q_{gd}	Gate Drain Charge		0.8	1.4	2	nC
$t_{\text{D}(\text{on})}$	Turn-On DelayTime	$V_{GS}=10\text{V}, V_{DS}=15\text{V}, R_L=0.75\Omega, R_{\text{GEN}}=3\Omega$		4.3		ns
t_r	Turn-On Rise Time			8		ns
$t_{\text{D}(\text{off})}$	Turn-Off DelayTime			15.8		ns
t_f	Turn-Off Fall Time			3.4		ns
t_{rr}	Body Diode Reverse Recovery Time	$I_F=9.1\text{A}, dI/dt=500\text{A}/\mu\text{s}$	7.2	9	11	ns
Q_{rr}	Body Diode Reverse Recovery Charge	$I_F=9.1\text{A}, dI/dt=500\text{A}/\mu\text{s}$	11.8	14.7	17.7	nC

A. The value of R_{IOJA} is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ\text{C}$. The Power dissipation P_{DSM} is based on R_{IOJA} and the maximum allowed junction temperature of 150°C. The value in any given application depends on the user's specific board design.

B. The power dissipation P_D is based on $T_{J(\text{MAX})}=150^\circ\text{C}$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature $T_{J(\text{MAX})}=150^\circ\text{C}$. Ratings are based on low frequency and duty cycles to keep initial $T_J=25^\circ\text{C}$.

D. The R_{IOJA} is the sum of the thermal impedance from junction to case R_{JJC} and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300 μs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(\text{MAX})}=150^\circ\text{C}$. The SOA curve provides a single pulse rating.

G. The maximum current rating is limited by package.

H. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with $TA=25^\circ\text{C}$.

COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.


Q1-CHANNEL: TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS


Fig 1: On-Region Characteristics (Note E)




Figure 2: Transfer Characteristics (Note E)




Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




Figure 4: On-Resistance vs. Junction Temperature (Note E)




Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)














Figure 6: Body-Diode Characteristics (Note E)

Q1-CHANNEL: TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS


Q1-CHANNEL: TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS

Figure 12: Single Pulse Avalanche capability (Note C)

Figure 13: Power De-rating (Note F)

Figure 14: Current De-rating (Note F)

Figure 15: Single Pulse Power Rating Junction-to-Ambient (Note H)

Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)

Q2 Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV_{DSS}	Drain-Source Breakdown Voltage	$I_D=10\text{mA}, V_{GS}=0\text{V}$	30			V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=30\text{V}, V_{GS}=0\text{V}$ $T_J=125^\circ\text{C}$			0.5 100	mA
I_{GSS}	Gate-Body leakage current	$V_{DS}=0\text{V}, V_{GS}= \pm 12\text{V}$			100	nA
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	1.2	1.6	2	V
$I_{D(\text{ON})}$	On state drain current	$V_{GS}=10\text{V}, V_{DS}=5\text{V}$	190			A
$R_{DS(\text{ON})}$	Static Drain-Source On-Resistance	$V_{GS}=10\text{V}, I_D=16\text{A}$ $T_J=125^\circ\text{C}$		3.4	4.1	$\text{m}\Omega$
		$V_{GS}=4.5\text{V}, I_D=16\text{A}$		4	5	$\text{m}\Omega$
g_{FS}	Forward Transconductance	$V_{DS}=5\text{V}, I_D=16\text{A}$		100		S
V_{SD}	Diode Forward Voltage	$I_S=1\text{A}, V_{GS}=0\text{V}$		0.4	0.7	V
I_S	Maximum Body-Diode Continuous Current				40	A
DYNAMIC PARAMETERS						
C_{iss}	Input Capacitance	$V_{GS}=0\text{V}, V_{DS}=15\text{V}, f=1\text{MHz}$	2730	3415	4100	pF
C_{oss}	Output Capacitance		240	340	440	pF
C_{rss}	Reverse Transfer Capacitance		140	232	325	pF
R_g	Gate resistance	$V_{GS}=0\text{V}, V_{DS}=0\text{V}, f=1\text{MHz}$	0.6	1.2	1.8	Ω
SWITCHING PARAMETERS						
$Q_g(4.5\text{V})$	Total Gate Charge	$V_{GS}=10\text{V}, V_{DS}=15\text{V}, I_D=16\text{A}$	19	24	29	nC
Q_{gs}	Gate Source Charge			6.6		nC
Q_{gd}	Gate Drain Charge			10		nC
$t_{D(\text{on})}$	Turn-On DelayTime	$V_{GS}=10\text{V}, V_{DS}=15\text{V}, R_L=0.94\Omega, R_{GEN}=3\Omega$		9		ns
t_r	Turn-On Rise Time			4.5		ns
$t_{D(\text{off})}$	Turn-Off DelayTime			47		ns
t_f	Turn-Off Fall Time			5.5		ns
t_{rr}	Body Diode Reverse Recovery Time	$I_F=16\text{A}, dI/dt=500\text{A}/\mu\text{s}$	8	10	12	ns
Q_{rr}	Body Diode Reverse Recovery Charge	$I_F=16\text{A}, dI/dt=500\text{A}/\mu\text{s}$	12	15	18	nC

A. The value of R_{0JA} is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ\text{C}$. The Power dissipation P_{DSM} is based on R_{0JA} and the maximum allowed junction temperature of 150°C . The value in any given application depends on the user's specific board design.

B. The power dissipation P_D is based on $T_{J(\text{MAX})}=150^\circ\text{C}$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature $T_{J(\text{MAX})}=150^\circ\text{C}$. Ratings are based on low frequency and duty cycles to keep initial $T_J=25^\circ\text{C}$.

D. The R_{0JA} is the sum of the thermal impedance from junction to case R_{0JC} and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300 μs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(\text{MAX})}=150^\circ\text{C}$. The SOA curve provides a single pulse rating.

G. The maximum current rating is limited by package.

H. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with $TA=25^\circ\text{C}$.

COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.


TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS


Fig 1: On-Region Characteristics (Note E)




Figure 2: Transfer Characteristics (Note E)




Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




Figure 4: On-Resistance vs. Junction Temperature (Note E)




Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)




Figure 6: Body-Diode Characteristics (Note E)


Q2-CHANNEL: TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS


Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Figure 10: Single Pulse Power Rating Junction-to-Case (Note F)

















Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)



Q2-CHANNEL: TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS


TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching (UIS) Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms

