

## UM0131 USER MANUAL


## Turbo Plus uPSD DK3400 Development Kit

## 1 Introduction

To enhance the feature set of uPSD Turbo Family, the USB Microcontroller Development Kit DK3400 has been released from STMicroelectronics. The kit is a demo board for the uPSD3400 family which is a series of 8051 class microcontrollers (MCUs) that contain a fast Turbo Plus 8032 core with 16-bit code fetch path, full-speed USB port, a large Dual Bank Flash memory, a large SRAM, many peripherals, programmable logic and a JTAG Debug / In System Programming (ISP) port. The DK3400 kit consists of an ED3K4 module and DK3400 motherboard as well as all the items needed to explore the uPSD3400 MCU. There are also demonstration application examples along with an evaluation copy of the tools needed to develop and compile code for the uPSD3400.

Figure 1. DK3400 Contents

- 1. DK3400 Motherboard
- 2. ED3K4 uPSD3400 module
- 3. DK3400 CD
- 4. 110V/220V AC adapter
- 5. Plug adapters
- 6. RS232 Serial Cable
- 7. USB ULINK Adapter
- 8. USB Cables (x2, only 1 shown): 1 for ULINK, 1 for uPSD
- 9. 14-pin female-female ribbon cable (JTAG)
- 10. Quick Start Flyer (not shown)



## **Contents**

1	Intro	troduction 1				
2	DK34	100 Ha	rdware Features	3		
3	ED3k	<4 Har	dware and Operation Mode	6		
	3.1	ED3K	(4 Hardware Architecture	6		
		3.1.1	ED3K4 Jumpers Diagram	7		
		3.1.2	Jumpers Description	8		
		3.1.3	Connector Description	10		
		3.1.4	ED3K4 Top connection capabilities	13		
		3.1.5	LEDs on ED3K4	15		
	3.2	ED3K	(4 Operation Mode	15		
		3.2.1	Operation Mode 1: USB Mass Storage Mode	15		
		3.2.2	Operation Mode 2: uPSD+E-RLINK Mode	16		
		3.2.3	Operation Mode 3: Stand-alone RLINK mode	17		
		3.2.4	Operation Mode 4: uPSD+ULINK mode	18		
		3.2.5	Operation Mode 5: ED3K4+DK3400 Motherboard mode	19		
4	DK34	100 Mc	otherboard Hardware Architecture	20		
	4.1	Jump	er description	20		
	4.2	Conn	ector description	21		
5	Getti	ng Sta	arted With DK3400	22		
Appe	endix A	ED3H	K4 Schematic	23		
Appe	endix B	DK34	400 Motherboard Schematic	30		
6	Revie	sion H	istory	31		


## 2 DK3400 Hardware Features

The DK3400 comprises both the ED3K4 board and DK3400 motherboard. ED3K4 is able to work as an uPSD3400 module independently or work together with DK3400 motherboard. The DK3400 motherboard works as a base board for the ED3K4. It is possible to upgrade the motherboard with extension boards (for example, ED3K3 and DKMMX which are currently in development).

The DK3400 motherboard itself has a variety of hardware capabilities built-in. A number of hardware features on the DK3400 are provided to enable exploration by the user and for future demo application software, including (see *Figure 2* and *Figure 3*):

- Two selectable power sources of ED3K4: USB cable and 5V wall adapter
- Dual USB port for E-RLINK and uPSD USB users respectively
- Total of 100 pins for extension connector
- One JTAG port
- One RS232 connector
- One small regulated 5V power jack on ED3K4 and one 9V power jack on the DK3400 motherboard
- 128 Mbit NAND Flash
- Very small QFN package RTC from STMicroelectronics
- 8 Mbit SPI interface Flash
- 16 Kbit I2C interface EEPROM
- Embedded debug tools RLINK
- IrDA transceiver
- 122\*32 Dot Matrix LCD with Chinese font support
- PS/2 standard keyboard connector

Figure 2. ED3K4 Board Features



1. Power Switch
2. 9V Power Input
3. Dot Matrix LCD
4. RS232 connector
5. PS/2 connector
6. Connectors for ED3Kx
7. Connectors for DKMMX

Figure 3. DK3400 Motherboard Features

## 3 ED3K4 Hardware and Operation Mode

The ED3K4 is a very low cost uPSD3400 evaluation module with full-speed USB support, embedded debug tools RLINK and 128-Mbit NAND flash. Depending on different application purposes, ED3K4 can be configured to one of the following 5 operation modes:

- Mode1: USB mass storage mode
- Mode2: uPSD3400+E-RLINK mode
- Mode3: Stand-alone RLINK mode
- Mode4: uPSD3400+ULINK mode
- Mode5: ED3K4+DK3400 motherboard mode

The 5 operation modes will be introduced in detail later.

#### 3.1 ED3K4 Hardware Architecture

The jumpers and connectors definitions on ED3K4 board are detailed in this chapter.



Power

JP12

IrDA

## 3.1.1 ED3K4 Jumpers Diagram

SW1 **uPSD** eRlink SW2 JP1 JP2 JP3 Extension connector CN4 Extension connector CN5 Extension connector CN1 Extension connector CN2 Extension connector CN3 uPSD3400 JP5 128Mbit NAND Flash JP8 JP9 JP10 JP11 4 6

Figure 4. Block diagram layout of the jumper positions of the ED3K4 board

JTAG connector

## 3.1.2 Jumpers Description

The definitions of the jumpers on ED3K4 board are listed in *Table 1*:

Table 1. Description of jumpers on ED3K4 board

Jumper	Description
	JP1 is used to enable SPI interface Flash M25P80.
JP1	M25P80 is enabled when JP1 is closed.
	Default status: closed
JP2	Reserved. Please keep this jumper on open.
01 2	Default status: open
	JP3 is used to enable USB auto-disconnect function.
JP3	USB auto-disconnect function is enabled when JP3 is closed.
	Default status: closed
	JP4 is used to select a power source for JTAG port.
	Keep JP4 on following status when ED3K4 works on Mode1, 2, 4 and 5:
JP4	1 2 3
	Keep JP4 on open when ED3K4 works on Mode 3.
	Default status: JP4.1 connected to JP4.2
	JP5 is used to select which power source will be used as USB power input of power management circuit, power from E-RLINK USB cable or power from uPSD USB cable.
	Keep JP5 on following status when ED3K4 powered from RLINK USB cable:
JP5	1 2 3
	Keep JP5 on following status when ED3K4 powered from uPSD USB cable:
	1 2 3
	Default status: JP5.1 connected to JP5.2
	JP6 is used to provide a boot option for ED3K4 board.
JP6	ED3K4 boot from internal main flash when JP6 is closed.
	ED3K4 boot from internal boot flash when JP6 is open.
	Default status: open

	ID7 is used to calcut clear, representing as were sectioned to an intermed all a
	JP7 is used to select clock generation source, external clock or internal clock.
	ED3K4 works with internal clock when JP7 is set as following:
	1 2 3
JP7	ED3K4 works on external clock mode when JP4 is set as following:
	Default status: JP7.1 connected to JP7.2
JP8	JP8 is used to enable NAND Flash. 128Mbit NAND flash is enabled when JP8 is closed.
JPO	Default status: closed
	JP9 is used to select JTAG circuit operation mode along with JP10 depending on operation mode of ED3K4.
JP9	Keeps JP9 on closed when ED3K4 works on mode 1, 2, 3 and 5.
	Keeps JP9 on open when ED3K4 works on mode 4.
	Default status: closed
	JP10 is used to select JTAG circuit operation mode along with JP9 depending on operation mode of ED3K4.
JP10	Keeps JP10 on closed when ED3K4 works on mode 1, 2, 4 and 5.
	Keeps JP10 on open when ED3K4 works on mode 3.
	Default status: closed
JP11	JP11 is used to enable DEBUG signal. DEBUG signal is enabled when JP11 is closed.
01 11	Default status: open
	JP12 is used to select which transceiver will be connected to UART1 port, RS232 transceiver or IrDA transceiver.
	UART1 is connected to RS232 transceiver when JP12 is set as following:
	2 4 6
JP12	LIADTA is composted to IrDA transcriver when ID40 is cot on fellowing.
	UART1 is connected to IrDA transceiver when JP12 is set as following:
	1 3 5
	Default status JP12.2 connected to JP12.4;
	Default status JP12.1 connected to JP12.3.
i	

## 3.1.3 Connector Description

The definitions of connectors on ED3K4 board are listed in Table 2 and Table 3:

Table 2. Description of connectors on ED3K4 board

Connector	Description		
POWER	Regulated 5V power jack.		
FOWER	Note: The absolute Maximum voltage on this jack is 6V.		
USER USB	USB port connected to uPSD3400 on board.		
E-RLINK USB	USB port for embedded RLINK		
JTAG	JTAG port used for debugging and programming		
CN1, 2, 3, 4 and 5	100 pins Extension connectors for user.		

Table 3. Description of the 100-pin extension connector CN1,2,3,4 and 5

Connector	Signal Name	Pins	Description	
	RD#	1	READ signal	
	WR#	2	WRITE signal	
	GND	3,4,5,6,7,8	Ground	
	GIND	9,10,11	Ground	
	MCU_AD0	12	Multiplexed Address/Data bus A0/D0	
	MCU_AD1	13	Multiplexed Address/Data bus A1/D1	
CN1	MCU_AD2	14	Multiplexed Address/Data bus A2/D2	
	MCU_AD3	15	Multiplexed Address/Data bus A3/D3	
	MCU_AD4	16	Multiplexed Address/Data bus A4/D4	
	MCU_AD5	17	Multiplexed Address/Data bus A5/D5	
	MCU_AD6	18	Multiplexed Address/Data bus A6/D6	
	MCU_AD7	19	Multiplexed Address/Data bus A7/D7	
	PSEN#	20	PSEN signal external bus	
	PC2/VSTBY	1	GPIO/PLD Output or Input/SRAM stands voltage input(Vstby)	
	GND	2,19	Ground	
	VCC1 3,4,5,6,7,8		External 5V wall adapter power source (5-6V)	
	PA7	9	GPIO on port A	
	PA6	10	GPIO on port A	
CN2	PA5	11	GPIO on port A	
	PA4 12		GPIO on port A	
	PWR_DOWN	13,17	Reserved	
	PA3	14	GPIO on port A	
	PA2	15	GPIO on port A	
	P34/C0	16	GPIO/Counter 0 input	
	VBATT	18	Reserved	
	EXT_CLK	20	External clock input	

MCU_SPI_SEL   2   SPI slave select signal     MCU_SPI_TXD   3   SPI TXD signal     MCU_SPI_RXD   4   SPI RXD signal     MCU_SPI_CLK   5   SPI clock signal output     P42/TCM2   6   GPIO/PCA0-TCM2/UART1 RXD signal     P41/TCM1   7   GPIO/PCA0-TCM1/Timer 2 trigger input     P40/TCM0   8   GPIO/PCA0-TCM0/Timer 2 counter input     P32/INT0   9   GPIO/External interrupt0 input     P32/INT1   10   GPIO/External interrupt1 input     P11/T2X   11   GPIO/Timer 2 trigger input/ADC channel 1     GND   12,17   Ground     TXD1_232   13   UART1 TXD signal on RS232 voltage level     RXD1_232   14   UART1 RXD signal on RS232 voltage level     PA1   15   GPIO on port A     PA0   16   GPIO on port A     P36/SDA   18   GPIO/I2C Bus serial data     P37/SCL   19   GPIO/I2C Bus clock     VCC3   20   3.3V power     CPU_DEBUG   1   I/O to the MCU Debug Unit     PC7   2   GPIO/PLD input and output     PD1   3   GPIO/PLD IO/Address Latch output     PB0   4   GPIO/PLD IO/Address Latch output     PCR   PRO   PRO   PRO   PRO     PRO   PRO   PRO   PRO   PRO   PRO     PRO   PRO   PRO   PRO   PRO     PRO   PRO   PRO   PRO   PRO   PRO     PRO   PRO   PRO   PRO   PRO   PRO     PRO   PRO   PRO   PRO   PRO   PRO     PRO   PRO   PRO   PRO   PRO   PRO     PRO   PRO   PRO   PRO   PRO   PRO     PRO   PRO   PRO   PRO   PRO     PRO   PRO   PRO   PRO   PRO   PRO     PRO   PRO   PRO   PRO   PRO   PRO     PRO   PRO   PRO   PRO   PRO   PRO     PRO   PRO   PRO   PRO   PRO   PRO     PRO   PRO   PRO   PRO   PRO     PRO   PRO   PRO   PRO   PRO     PRO   PRO   PRO   PRO   PRO     PRO   PRO   PRO   PRO   PRO     PRO   PRO   PRO   PRO   PRO     PRO   PRO   PRO   PRO   PRO     PRO   PRO   PRO   PRO     PRO   PRO   PRO   PRO     PRO   PRO   PRO   PRO     PRO   PRO   PRO   PRO     PRO   PRO   PRO   PRO     PRO   PRO   PRO   PRO     PRO   PRO   PRO   PRO     PRO   PRO   PRO     PRO   PRO   PRO   PRO     PRO   PRO   PRO   PRO     PRO   PRO   PRO   PRO     PRO   PRO   PRO   PRO     PRO   PRO   PRO   PRO     PRO   PRO   PRO   PRO     PRO   PRO   PRO   PRO     PRO   PR		PC3/TSTAT	1	GPIO/optional JTAG status(TSTAT)	
MCU_SPI_RXD		MCU_SPI_SEL	2	SPI slave select signal	
MCU_SPI_CLK   5   SPI clock signal output		MCU_SPI_TXD	3	SPI TXD signal	
P42/TCM2   6   GPIO/PCA0-TCM2/UART1 RXD signal		MCU_SPI_RXD	4	SPI RXD signal	
P41/TCM1   7   GPIO/PCA0-TCM1/Timer 2 trigger input		MCU_SPI_CLK	5	SPI clock signal output	
P40/TCM0   8   GPIO/PCA0-TCM0/Timer 2 counter input		P42/TCM2	6	GPIO/PCA0-TCM2/UART1 RXD signal	
P32/INT0   9   GPIO/External interrupt0 input		P41/TCM1	7	GPIO/PCA0-TCM1/Timer 2 trigger input	
CN3  P33/INT1  10  GPIO/External interrupt1 input  P11/T2X  11  GND  12,17  Ground  TXD1_232  13  UART1 TXD signal on RS232 voltage level  RXD1_232  14  UART1 RXD signal on RS232 voltage level  PA1  15  GPIO on port A  PA0  16  GPIO on port A  P36/SDA  18  GPIO/I2C Bus serial data  P37/SCL  19  GPIO/I2C Bus clock  VCC3  20  3.3V power  CPU_DEBUG  1  I/O to the MCU Debug Unit  PC7  2  GPIO/PLD input and output  PD1  3  GPIO/PLD IO		P40/TCM0	8	GPIO/PCA0-TCM0/Timer 2 counter input	
P11/T2X		P32/INT0	9	GPIO/External interrupt0 input	
GND 12,17 Ground  TXD1_232 13 UART1 TXD signal on RS232 voltage level  RXD1_232 14 UART1 RXD signal on RS232 voltage level  PA1 15 GPIO on port A  PA0 16 GPIO on port A  P36/SDA 18 GPIO/I2C Bus serial data  P37/SCL 19 GPIO/I2C Bus clock  VCC3 20 3.3V power  CPU_DEBUG 1 I/O to the MCU Debug Unit  PC7 2 GPIO/PLD input and output  PD1 3 GPIO/PLD IO	CN3	P33/INT1	10	GPIO/External interrupt1 input	
TXD1_232         13         UART1 TXD signal on RS232 voltage level           RXD1_232         14         UART1 RXD signal on RS232 voltage level           PA1         15         GPIO on port A           PA0         16         GPIO on port A           P36/SDA         18         GPIO/I2C Bus serial data           P37/SCL         19         GPIO/I2C Bus clock           VCC3         20         3.3V power           CPU_DEBUG         1         I/O to the MCU Debug Unit           PC7         2         GPIO/PLD input and output           PD1         3         GPIO/PLD IO		P11/T2X	11	GPIO/Timer 2 trigger input/ADC channel 1	
RXD1_232		GND	12,17	Ground	
PA1         15         GPIO on port A           PA0         16         GPIO on port A           P36/SDA         18         GPIO/I2C Bus serial data           P37/SCL         19         GPIO/I2C Bus clock           VCC3         20         3.3V power           CPU_DEBUG         1         I/O to the MCU Debug Unit           PC7         2         GPIO/PLD input and output           PD1         3         GPIO/PLD IO		TXD1_232	13	UART1 TXD signal on RS232 voltage level	
PA0         16         GPIO on port A           P36/SDA         18         GPIO/I2C Bus serial data           P37/SCL         19         GPIO/I2C Bus clock           VCC3         20         3.3V power           CPU_DEBUG         1         I/O to the MCU Debug Unit           PC7         2         GPIO/PLD input and output           PD1         3         GPIO/PLD IO		RXD1_232	14	UART1 RXD signal on RS232 voltage level	
P36/SDA         18         GPIO/I2C Bus serial data           P37/SCL         19         GPIO/I2C Bus clock           VCC3         20         3.3V power           CPU_DEBUG         1         I/O to the MCU Debug Unit           PC7         2         GPIO/PLD input and output           PD1         3         GPIO/PLD IO		PA1	15	GPIO on port A	
P37/SCL         19         GPIO/I2C Bus clock           VCC3         20         3.3V power           CPU_DEBUG         1         I/O to the MCU Debug Unit           PC7         2         GPIO/PLD input and output           PD1         3         GPIO/PLD IO		PA0	16	GPIO on port A	
VCC3         20         3.3V power           CPU_DEBUG         1         I/O to the MCU Debug Unit           PC7         2         GPIO/PLD input and output           PD1         3         GPIO/PLD IO		P36/SDA	18	GPIO/I2C Bus serial data	
CPU_DEBUG 1 I/O to the MCU Debug Unit PC7 2 GPIO/PLD input and output PD1 3 GPIO/PLD IO		P37/SCL	19		
PC7 2 GPIO/PLD input and output PD1 3 GPIO/PLD IO		VCC3	20	3.3V power	
PD1 3 GPIO/PLD IO		CPU_DEBUG	1	I/O to the MCU Debug Unit	
		PC7	2	GPIO/PLD input and output	
PB0 4 GPIO/PLD IO/Address Latch output		PD1	3	GPIO/PLD IO	
		PB0	4	GPIO/PLD IO/Address Latch output	
P31/TXD0 5 GPIO/UART0 transmit TXD signal		P31/TXD0	5	GPIO/UART0 transmit TXD signal	
P30/RXD0 6 GPIO/UART0 receive RXD signal		P30/RXD0	6	GPIO/UART0 receive RXD signal	
GND 7,13,15,17 Ground	CNA	GND		Ground	
CN4 TXD0_232 8 UART0 TXD signal on RS232 voltage level		TXD0_232	8	UART0 TXD signal on RS232 voltage level	
RXD0_232 9 UART0 TXD signal on RS232 voltage level	OIV	RXD0_232	9	UART0 TXD signal on RS232 voltage level	
PC4/TERR# 10 GPIO/Optional JTAG status(TERR)		PC4/TERR#	10	GPIO/Optional JTAG status(TERR)	
P35/C1 11 GPIO/Counter1 input		P35/C1	11	GPIO/Counter1 input	
VCC2 12 5V power		VCC2	12	5V power	
P17/AD7 14 GPIO/SPI slave select/ADC channel 7		P17/AD7	14	GPIO/SPI slave select/ADC channel 7	
P15/AD5 16 GPIO/SPI receive/ADC channel 5		P15/AD5	16	GPIO/SPI receive/ADC channel 5	
P13/AD3 18 GPIO/UART1 or IrDA transmit/ADC channel 3		P13/AD3	18		
RESET# 20 System reset signal		RESET#	20	System reset signal	

	ALE	1	Address latch signal	
	PD2	2	GPIO/PLD input and output	
	PB0	13	GPIO/PLD IO/Address Latch output	
	PB1	3,12	GPIO/PLD IO/Address Latch output	
	PB2	4,11	GPIO/PLD IO/Address Latch output	
	PB3	5,10	GPIO/PLD IO/Address Latch output	
	PB4	6	GPIO/PLD IO/Address Latch output	
	PB5	7	GPIO/PLD IO/Address Latch output	
CN5	PB6	8	GPIO/PLD IO/Address Latch output	
	PB7	9	GPIO/PLD IO/Address Latch output	
	VCC2	14	5V power	
	P16/ADC6	15	GPIO/SPI transmit/ADC channel 6	
	VCC3	16,18	3.3V power	
	P14/ADC4	17	GPIO/SPI clock output/ADC channel 4	
	P12/ADC2	19	GPIO/UART1 or IrDA receive/ADC channel 2	
	P10/ADC0	20	GPIO/Timer 2 counter input/ADC channel 0	


### 3.1.4 ED3K4 Top connection capabilities

Various external connectivity is provided based on 100-pin connector on ED3K4, including 7 channels of ADC, 6 channels of PWM/SERVO output, 3 channels of Timing capture, SRAM backup power input, UART1 RS232 level, UART0 digital level, POWER-DOWN input, External battery, External clock, I2C and External RESET. All possible top connection capabilities have been listed in following *Table 4*.

Table 4. ED3K4 Top connection capabilities

Capabilities	Signals name	Headers
SRAM backup power	PC2/VSTBY	CON2.1
Shaw backup power	GND	CON2.2
	GND	CON1.3
PWM/SERVO OUTPUT1	VCC1	CON2.3
	MCU_SPI_TXD	CON3.3
	GND	CON1.4
PWM/SERVO OUTPUT2	VCC1	CON2.4
	MCU_SPI_RXD	CON3.4
	GND	CON1.5
PWM/SERVO OUTPUT3	VCC1	CON2.5
	MCU_SPI_CLK	CON3.5
	GND	CON1.6
PWM/SERVO OUTPUT4	VCC1	CON2.6
	P42/TCM2	CON3.6

	GND	CON1.7
PWM/SERVO OUTPUT5	VCC1	CON2.7
	P41/TCM1	CON3.7
	GND	CON1.8
PWM/SERVO OUTPUT6	VCC1	CON2.8
	P40/TCM0	CON3.8
	GND	CON1.9
TIMING CAPTURE 1	PA7	CON2.9
	P32/INT0	CON3.9
	GND	CON1.10
TIMING CAPTURE 2	PA6	CON2.10
	P33/INT1	CON3.10
	GND	CON1.11
TIMING CAPTURE 3	PA5	CON2.11
	P11/T2X	CON3.11
	TXD1_232	CON3.13
UART1 RS232 level	RXD1_232	CON3.14
	PWR_DOWN	CON2.17
POWER-DOWN	GND	CON3.17
	VBATT	CON2.18
EXTERNAL BATTERY CONNECTION	GND	CON2.19
	EXT_CLK	CON2.20
EXTERNAL CLOCK INPUT	GND	CON2.19
	GND	CON3.17
	P36/SDA	CON3.18
I2C BUS WITH GND+POWER	P37/SCL	CON3.19
	VCC3	CON3.20
	P31/TXD0	CON4.5
UARTO DIGITAL LEVEL	P30/RXD0	CON4.6
	GND	CON4.7
100 1	P11/T2X	CON3.11
ADC channel 1	GND	CON3.12
ADO sharrad O	P12/ADC2	CON5.19
ADC channel 2	GND	CON4.19
ADO sharrasi O	P13/ADC3	CON4.18
ADC channel 3	GND	CON4.19
ADC sharpel 4	P14/ADC4	CON5.17
ADC channel 4	GND	CON4.17
ADC channel 5	P15/ADC5	CON4.16
ADC channel 5	GND	CON4.17
ADC abannal 6	P16/ADC6	CON5.15
ADC channel 6	GND	CON4.15
<u> </u>	1	I



ADC channel 7	P17/ADC7	CON4.14
ADO Chamilei 7	GND	CON4.13
EXTERNAL RESET	RESET#	CON4.20
LATERINAL RESET	GND	CON4.19

#### 3.1.5 LEDs on ED3K4

There are 7 LEDs to indicate the work status on ED3K4 board. D5 and D8 are driven by Power management chips. LD1, LD2 and LD3 are used to indicate the work status of the embedded Rlink. D2 is used to indicate the JTAG operation. D6 is a user LED that can be driven by uPSD PD1. All the LEDs D5, D6, D8, LD1, LD2 and LD3 are located on the area near by the eRlink USB port. D2 is located on the area near the POWER connector. Please find the detailed information in *Table 5*.

Table 5. LED description

LED	Color	Usage
D2	red	JTAG operation indicator LED
D5	red	Power indicator LED
D8	red	Low battery indicator LED
LD1	green	eRlink Power indicator LED
LD2	red	eRlink BUSY indicator LED
LD3	green	eRlink RUN indicator LED
D6	red	User LED that can be driven by uPSD3434E on board


### 3.2 ED3K4 Operation Mode

The ED3K4 is a versatile uPSD3400 module with 5 user operation modes. You may treat it as a uPSD3400 user target board, standalone debug tools RLINK or an integrated uPSD3400 development platform with embedded SW evaluation capability depending on the relative configuration and usage. The 5 operation modes will be introduced in the following chapter one by one.

### 3.2.1 Operation Mode 1: USB Mass Storage Mode

The ED3K4 module may be used as a low speed USB device with file storage function on operation mode1. Connected to PC with WinXP via a USB cable, it can be used to download and upload files to or from the ED3K4 module.

Figure 5. ED3K4 operation mode 1 connection



#### **Hardware connection on Mode 1**

Please refer to Figure 5 for the connection on operation mode 1.

#### Configuration of jumpers on Mode 1

Please refer to *Table 6* for detailed information about jumper configuration on operation mode 1.


Table 6. Jumper configuration on Mode 1

Jumper	Status	Jumper	Status	Jumper	Status
JP1	closed	JP5	1<->2	JP9	closed
JP2	open	JP6	closed	JP10	closed
JP3	closed	JP7	1<->2	JP11	open
JP4	1<->2	JP8	closed	JP12	1<->3;2<->4

### 3.2.2 Operation Mode 2: uPSD+E-RLINK Mode

The ED3K4 module may be used as integrated uPSD3400 development platform with embedded RLINK on operation mode2. You can build the small uPSD3400 platform by simply connecting the ED3K4 to a PC with RIDE via a USB cable.

Figure 6. ED3K4 operation mode 2 connection



16/32 UM0131

#### Hardware connection on Mode 2

Please refer to *Figure 6* for the connection on operation mode 2.

#### Configuration of jumpers on Mode 2

Please refer to *Table 7* for detailed information about jumper configuration on operation mode 2.


Table 7. Jumper configuration on Mode 2

Jumper	Status	Jumper	Status	Jumper	Status
JP1	closed	JP5	2<->3	JP9	closed
JP2	open	JP6	closed	JP10	closed
JP3	closed	JP7	1<->2	JP11	open
JP4	1<->2	JP8	closed	JP12	1<->3;2<->4

## 3.2.3 Operation Mode 3: Stand-alone RLINK mode

The ED3K4 module may be used as a stand-alone uPSD debug tool like RLINK on operation mode3. Only the embedded RLINK is active on ED3K4 board on this operation mode.

Figure 7. ED3K4 operation mode 3 connection



#### Hardware connection on Mode 3

Please refer to *Figure 7* for the connection on operation mode 3.

#### Configuration of jumpers on Mode 3

Please refer to *Table 8* for detailed information about jumper configuration on operation mode 3.

Table 8. Jumper configuration on Mode 3

Jumper	Status	Jumper	Status	Jumper	Status
JP1	closed	JP5	1<->2	JP9	closed


UM0131 17/32

JP2	open	JP6	closed	JP10	open
JP3	closed	JP7	1<->2	JP11	open
JP4	open	JP8	closed	JP12	1<->3;2<->4

### 3.2.4 Operation Mode 4: uPSD+ULINK mode

The ED3K4 module may be treated as a uPSD target board on operation mode4. The embedded RLINK on board is disabled in this mode. You may connect ED3K4 with another JTAG-based uPSD debug tools like ULINK from Keil in this mode.

Figure 8. ED3K4 operation mode 4 connection



#### Hardware connection on Mode 4

Please refer to Figure 8 for the connection on operation mode 4.

Configuration of jumpers on Mode 4

Please refer to *Table 9* for detailed information about jumper configuration on operation mode 4.

Table 9. Jumper configuration on Mode 4

Jumper	Status	Jumper	Status	Jumper	Status
JP1	closed	JP5	1<->2	JP9	open
JP2	open	JP6	closed	JP10	closed
JP3	closed	JP7	1<->2	JP11	open
JP4	1<->2	JP8	closed	JP12	1<->3;2<->4

18/32 UM0131

#### 3.2.5 Operation Mode 5: ED3K4+DK3400 Motherboard mode

The ED3K4 module is capable of working together with the DK3400 motherboard in operation mode 5. The dot-matrix LCD, RS232 connector and PS/2 Keyboard are available for use in this operation mode. The default DK3400 will be delivered with mode 5. You are allowed to program and debug DK3400 using alternative JTAG debug tools, embedded Rlink or external ULINK on mode 5. Please make sure that the jumper configuration of JP9 and JP10 is compatible with requirement in mode 2 when you select eRlink as debug tools. Please also make sure that the jumper configuration of JP9 and JP10 is compatible with requirement in mode 4 when you select external ULINK as debug tools.

#### Hardware connection on Mode 5

Just plug ED3K4 module in the ED3Kx socket on DK3400 motherboard.

#### Configuration of jumpers on Mode 5

Please refer to *Table 10* for detailed information about jumper configuration on operation mode 5.

Table 10. Jumper configuration on Mode 5

Jumper	Status	Jumper	Status	Jumper	Status
JP1	closed	JP5	open	JP9	closed
JP2	open	JP6	open	JP10	closed
JP3	closed	JP7	1<->2	JP11	open
JP4	1<->2	JP8	closed	JP12	1<->3;2<->4

## 4 DK3400 Motherboard Hardware Architecture

The DK3400 motherboard can be used as a base board for both the uPSD module ED3K4 and ED3K3. The power supply, LCD, RS232 interface and PS/2 Keyboard interface are available on this board.

## 4.1 Jumper description

The jumper definitions on the DK3400 motherboard are listed in *Table 11*.

Table 11. Description of jumpers on DK3400 motherboard

Jumper	Description	
	JP1 is used to select which UART port is connected to RS232 connector on DK3400 motherboard.	
	UART0 is connected to RS232 connector when JP1 is set as following:	
	2 4 6 •	) D
	1 3 5	<b>)</b>
JP1	UART1 is connected to RS232 connector when JP1 is set as following:	6
	1 3	5
	Default status:	
	JP1.3 connected to JP1.5;	
	JP1.4connected to JP1.6.	

## 4.2 Connector description

The connector definitions on the DK3400 motherboard are listed in *Table 12*.

Table 12. Description of connectors on DK3400 motherboard

Connector	Description
CN0	9V power jack.
CN1,2,3,4 and 5	Connectors for ED3Kx module
CN6	RS232 connector (female)
CN7	PS/2 standard Keyboard connector
DKMMX_CON1	Connector for DKMMX board
DKMMX_CON2	Connector for DKMMX board
DKMMX_CON3	Connector for DKMMX board

## 5 Getting Started With DK3400

The DK3400 is delivered in default operation mode 5 with the RTC demonstration application.

Please follow the steps below to get started using the DK3400:

#### **Check with Jumper configuration**

Please check the jumper configuration to guarantee that all jumper status are the same as those listed in *Table 10* (ED3K4 operation mode 5).

#### Connecting DK3400 board for RTC demo

- Connect the AC adapter to the DK3400 board. The DK3400 AC adapter will work on either 110V or 220V, and contains several different plug adapters to fit popular European AC outlets. Please set up your AC adapter to fit your AC plug type and plug in the AC adapter. Then plug the small power plug into the DK3400 9V DC input.
- 2. Connect a PS/2 standard Keyboard to PS/2 connector on DK3400 motherboard.

#### Step 3 - Try Your DK3400 Board with RTC demo.

Turn DK3400 on. Your DK3400 board will boot from RTC demo application.


You should see the DK3400 RTC demo running in the LCD window. The RTC time can be updated by pressing keys "up", "down", "left", "right" and "enter" on the Keyboard.


#### **Additional Information**


The uPSD3400 series design guide application notes for DK3400 using RIDE or KEIL's software tools are available for download from the ST website: http://www.st.com/psm




# **Appendix A ED3K4 Schematic**









**577** 








**5**//








**5**//

# **Appendix B DK3400 Motherboard Schematic**



# **6** Revision History

Date	Revision	Changes
01-Mar-2005	1	First Release

If you have any questions or suggestions concerning the matters raised in this document, please send them to the following electronic mail addresses:

ask.memory@st.com (for general enquiries)

Please remember to include your name, company, location, telephone number and fax number.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.

All other names are the property of their respective owners © 2005 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia – Belgium - Brazil - Canada - China – Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

**\_\_\_\_\_**