## 

## +1.8V to +5.5V, Ultra-Low-Power, 10-Bit, Voltage-Output DACs

#### **General Description**

The MAX5520/MAX5521 are single, 10-bit, ultra-lowpower, voltage-output, digital-to-analog converters (DACs) offering Rail-to-Rail® buffered voltage outputs. The DACs operate from a 1.8V to 5.5V supply and consume less than 6µA, making them desirable for lowpower and low-voltage applications. A shutdown mode reduces overall current, including the reference input current, to just 0.18µA. The MAX5520/MAX5521 use a 3-wire serial interface that is compatible with SPI™, QSPI™, and MICROWIRE™.

At power-up, the MAX5520/MAX5521 outputs are driven to zero scale, providing additional safety for applications that drive valves or for other transducers that must be off during power-up. The zero-scale outputs enable glitch-free power-up.

The MAX5520 accepts an external reference input. The MAX5521 contains an internal reference and provides an external reference output. Both devices have forcesense-configured output buffers.

The MAX5520/MAX5521 are available in a 4mm x 4mm x 0.8mm, 12-pin, thin QFN package and are guaranteed over the extended -40°C to +85°C temperature range.

For 12-bit compatible devices, refer to the MAX5530/ MAX5531 data sheet. For 8-bit compatible devices, refer to the MAX5510/MAX5511 data sheet.

### **Applications**

Portable Battery-Powered Devices

Instrumentation

Automatic Trimming and Calibration in Factory or Field

Programmable Voltage and Current Sources

Industrial Process Control and Remote Industrial Devices

Remote Data Conversion and Monitoring

Chemical Sensor Cell Bias for Gas Monitors

Programmable Liquid Crystal Display (LCD) Bias

#### **Selector Guide**

PART	REFERENCE	TOP MARK
MAX5520ETC	External	AACQ
MAX5521ETC	Internal	AACR

Rail-to-Rail is a registered trademark of Nippon Motorola, Inc. SPI and QSPI are trademarks of Motorola, Inc.

MICROWIRE is a trademark of National Semiconductor Corp

#### **Features**


- ♦ Single +1.8V to +5.5V Supply
- ♦ Ultra-Low 6µA Supply Current
- ♦ Shutdown Mode Reduces Supply Current to  $0.18\mu A (max)$
- ♦ Small 4mm x 4mm x 0.8mm Thin QFN Package
- ♦ Flexible Force-Sense-Configured Rail-to-Rail **Output Buffers**
- ♦ Internal Reference Sources 8mA of Current (MAX5521)
- ♦ Fast 16MHz 3-Wire SPI-/QSPI-/MICROWIRE-Compatible Serial Interface
- ♦ TTL- and CMOS-Compatible Digital Inputs with **Hysteresis**
- ♦ Glitch-Free Outputs During Power-Up

#### **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
MAX5520ETC	-40°C to +85°C	12 Thin QFN-EP*
MAX5521ETC	-40°C to +85°C	12 Thin QFN-EP*

\*EP = Exposed paddle (internally connected to GND).

### Pin Configuration



#### **ABSOLUTE MAXIMUM RATINGS**

$\begin{array}{llllllllllllllllllllllllllllllllllll$	Operating Temperature Range40°C to +85°C Storage Temperature Range65°C to +150°C Junction Temperature+150°C Lead Temperature (soldering, 10s)+300°C
--	---

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{DD} = +1.8V \text{ to } +5.5V, \text{ OUT unloaded}, \text{ T}_{A} = \text{T}_{MIN} \text{ to T}_{MAX}, \text{ unless otherwise noted}. \text{ Typical values are at T}_{A} = +25^{\circ}\text{C.})$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
STATIC ACCURACY (MAX5520 E	XTERNAL R	EFERENCE)				
Resolution	N		10			Bits
Integral Nonlinearity (Note 1)	INL	V <sub>DD</sub> = 5V, V <sub>REF</sub> = 4.096V		±1	±4	LSB
integral Normineanty (Note 1)	IIVL	$V_{DD} = 1.8V, V_{REF} = 1.024V$		±1	±4	LSD
Differential Nonlinearity (Note 1)	DNL	Guaranteed monotonic, VDD = 5V, VREF = 4.096V		±0.2	±1	- LSB
Differential Nottliffearity (Note 1)	DINL	Guaranteed monotonic, VDD = 1.8V, VREF = 1.024V		±0.2	±1	LSB
Officet Frage (Note 2)	\/	V <sub>DD</sub> = 5V, V <sub>REF</sub> = 4.096V		±1	±20	\/
Offset Error (Note 2)	Vos	$V_{DD} = 1.8V, V_{REF} = 1.024V$		±1	±20	mV
Offset-Error Temperature Drift				±2		μV/°C
Cain France (Nata 2)	GE	V <sub>DD</sub> = 5V, V <sub>REF</sub> = 4.096V		±1	±2	LSB
Gain Error (Note 3)	GE	V <sub>DD</sub> = 1.8V, V <sub>REF</sub> = 1.024V		±1	±2	LSB
Gain-Error Temperature Coefficient				±4		ppm/°C
Power-Supply Rejection Ratio	PSRR	1.8V ≤ V <sub>DD</sub> ≤ 5.5V		85		dB
STATIC ACCURACY (MAX5521 I	NTERNAL RI	EFERENCE)	•			
Resolution	N		10			Bits
Lata and Naulia anity (Nata d)	INII	V <sub>DD</sub> = 5V, V <sub>REF</sub> = 3.9V		±1	±4	1.00
Integral Nonlinearity (Note 1)	INL	V <sub>DD</sub> = 1.8V, V <sub>REF</sub> = 1.2V		±1	±4	LSB
Differential Neplinearity (Nets 1)	DVII	Guaranteed monotonic, VDD = 5V, VREF = 3.9V		±0.2	±1	- LSB
Differential Nonlinearity (Note 1)	DNL	Guaranteed monotonic, VDD = 1.8V, VREF = 1.2V		±0.2	±1	LSB
Off+ F (NI-+- O)		V <sub>DD</sub> = 5V, V <sub>REF</sub> = 3.9V		±1	±20	\/
Offset Error (Note 2)	Vos	V <sub>DD</sub> = 1.8V, V <sub>REF</sub> = 1.2V		±1	±20	mV
Offset-Error Temperature Drift				±2		μV/°C
Coin From (Note 2)		V <sub>DD</sub> = 5V, V <sub>REF</sub> = 3.9V		±1	±2	LCD
Gain Error (Note 3)	GE	V <sub>DD</sub> = 1.8V, V <sub>REF</sub> = 1.2V		±1	±2	LSB
Gain-Error Temperature Coefficient				±4	_	ppm/°C

NIXIN \_\_\_\_\_

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DD} = +1.8V \text{ to } +5.5V, \text{ OUT unloaded}, \text{ T}_{A} = \text{T}_{MIN} \text{ to T}_{MAX}, \text{ unless otherwise noted}. \text{ Typical values are at T}_{A} = +25^{\circ}\text{C.})$ 

PARAMETER SYMBOI		CONDITIONS	MIN	TYP	MAX	UNITS
Power-Supply Rejection Ratio	PSRR	1.8V ≤ V <sub>DD</sub> ≤ 5.5V		85		dB
REFERENCE INPUT (MAX5520)	ı					1.
Reference-Input Voltage Range VR			0		V <sub>DD</sub>	V
Deference Inc. it less adapte	D	Normal operation	4.1			МΩ
Reference-Input Impedance	RREFIN	In shutdown		2.5		GΩ
<b>REFERENCE OUTPUT (MAX5521</b>	)					
		No external load, V <sub>DD</sub> = 1.8V	1.197	1.214	1.231	
Initial Appurpay	\/====	No external load, V <sub>DD</sub> = 2.5V	1.913	1.940	1.967	V
Initial Accuracy	VREFOUT	No external load, V <sub>DD</sub> = 3V	2.391	2.425	2.459	]
		No external load, V <sub>DD</sub> = 5V	3.828	3.885	3.941	
Output-Voltage Temperature Coefficient	VTEMPCO	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C \text{ (Note 4)}$		12	30	ppm/°C
Line Regulation		VREFOUT < VDD - 200mV (Note 5)		0.3	2	μV/V
		$0 \le I_{REFOUT} \le 1$ mA, sourcing, $V_{DD} = 1.8$ V, $V_{REF} = 1.2$ V		0.3	2	
Load Regulation		0 ≤ I <sub>REFOUT</sub> ≤ 8mA, sourcing, V <sub>DD</sub> = 5V, V <sub>REF</sub> = 3.9V		0.3	2	μV/μΑ
		-150µA ≤ I <sub>REFOUT</sub> ≤ 0, sinking		0.2		
		0.1Hz to 10Hz, V <sub>REFOUT</sub> = 3.9V		150		
		10Hz to 10kHz, V <sub>REFOUT</sub> = 3.9V		600		.,
Output Noise Voltage		0.1Hz to 10Hz, V <sub>REFOUT</sub> = 1.2V		50		μV <sub>P-P</sub>
		10Hz to 10kHz, V <sub>REFOUT</sub> = 1.2V		450		
Chart Circuit Courset (Nata C)		$V_{DD} = 5V$		30		A
Short-Circuit Current (Note 6)		V <sub>DD</sub> = 1.8V		14		mA
Capacitive Load Stability Range		(Note 7)		0 to 10		nF
Thermal Hysteresis		(Note 8)		200		ppm
Reference Power-Up Time (from		REFOUT unloaded, V <sub>DD</sub> = 5V		5.4		
Shutdown)		REFOUT unloaded, V <sub>DD</sub> = 1.8V		4.4		ms
Long-Term Stability				200		ppm/ 1khrs
DAC OUTPUT (OUT)						
Capacitive Driving Capability	CL			1000		pF
		V <sub>DD</sub> = 5V, V <sub>OUT</sub> set to full scale, OUT shorted to GND, source current			65	
		V <sub>DD</sub> = 5V, V <sub>OUT</sub> set to 0V, OUT shorted to V <sub>DD</sub> , sink current			65	
Short-Circuit Current (Note 6)		V <sub>DD</sub> = 1.8V, V <sub>OUT</sub> set to full scale, OUT shorted to GND, source current			14	- mA
		V <sub>DD</sub> = 1.8V, V <sub>OUT</sub> set to 0V, OUT shorted to V <sub>DD</sub> , sink current			14	

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DD} = +1.8V \text{ to } +5.5V, \text{ OUT unloaded}, \text{ T}_{A} = \text{T}_{MIN} \text{ to T}_{MAX}, \text{ unless otherwise noted}. \text{ Typical values are at T}_{A} = +25^{\circ}\text{C.})$ 

PARAMETER	PARAMETER SYMBOL CONDITIONS		3	MIN	TYP	MAX	UNITS	
		Coming out of shutdown	$V_{DD} = 5V$		3			
DAO Barras Ha Tima		(MAX5520) V <sub>D</sub>		3.8				
DAC Power-Up Time		Coming out of standby (MAX5521)	V <sub>DD</sub> = 1.8V to 5.5V		0.4		ms	
Output Power-Up Glitch		C <sub>L</sub> = 100pF	•		10		mV	
FB_ Input Current					10		рΑ	
DIGITAL INPUTS (SCLK, DIN, C	S)							
		$4.5V \le V_{DD} \le 5.5V$		2.4				
Input High Voltage	VIH	2.7V < V <sub>DD</sub> ≤ 3.6V		2.0			V	
		$1.8V \le V_{DD} \le 2.7V$		0.7 x V <sub>DD</sub>				
		$4.5V \le V_{DD} \le 5.5V$				0.8		
Input Low Voltage	V <sub>IL</sub>	2.7V < V <sub>DD</sub> ≤ 3.6V				0.6	V	
		1.8V≤ V <sub>DD</sub> ≤ 2.7V			C	0.3 x V <sub>DD</sub>		
Input Leakage Current	I <sub>IN</sub>	(Note 9)			±0.05	±0.5	μΑ	
Input Capacitance	CIN				10		рF	
DYNAMIC PERFORMANCE	•							
Voltage-Output Slew Rate	SR	Positive and negative (Note	10)		10		V/ms	
Voltage-Output Settling Time		0.1 to 0.9 of full scale to within (Note 10)	n 0.5 LSB		660		μs	
		0.444	$V_{DD} = 5V$		80			
		0.1Hz to 10Hz V <sub>DD</sub> = 1.8V			55			
Output Noise Voltage		1011 1 10111	$V_{DD} = 5V$		620		μV <sub>P-P</sub>	
		10Hz to 10kHz	$V_{DD} = 1.8V$		476			
POWER REQUIREMENTS								
Supply Voltage Range	$V_{DD}$			1.8		5.5	V	
			$V_{DD} = 5V$		2.6	4		
		MAX5520	$V_{DD} = 3V$		2.6	4		
			$V_{DD} = 1.8V$		3.6	5	1	
Supply Current (Note 9)	IDD		$V_{DD} = 5V$		5.3	7.0	μΑ	
		MAX5521	$V_{DD} = 3V$		4.8	7.0		
			$V_{DD} = 1.8V$		5.4	7.0		
			$V_{DD} = 5V$		3.3	4.5		
Standby Supply Current	IDDSD	(Note 9)	$V_{DD} = 3V$		2.8	4.0	μA	
		$V_{DD} = 1.8V$			2.4	3.5	1 '	
Shutdown Supply Current	IDDPD	(Note 9)			0.05	0.25	μA	

! \_\_\_\_\_\_ /N/XI/M

#### **TIMING CHARACTERISTICS**

 $(V_{DD} = +4.5V \text{ to } +5.5V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}C.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS				
TIMING CHARACTERISTICS (V <sub>DD</sub> = 4.5V TO 5.5V)										
Serial Clock Frequency	fsclk		0		16.7	MHz				
DIN to SCLK Rise Setup Time	t <sub>DS</sub>		15			ns				
DIN to SCLK Rise Hold Time	tDH		0			ns				
SCLK Pulse-Width High	tCH		24			ns				
SCLK Pulse-Width Low	t <sub>CL</sub>		24			ns				
CS Pulse-Width High	tcsw		100			ns				
SCLK Rise to $\overline{\text{CS}}$ Rise Hold Time	tcsh		0			ns				
CS Fall to SCLK Rise Setup Time	tcss		20			ns				
SCLK Fall to CS Fall Setup	tcso		0			ns				
CS Rise to SCK Rise Hold Time	tcs1		20		•	ns				

#### TIMING CHARACTERISTICS

 $(V_{DD} = +1.8V \text{ to } +5.5V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}C.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS				
TIMING CHARACTERISTICS (V <sub>DD</sub> = 1.8V TO 5.5V)										
Serial Clock Frequency	fsclk		0		10	MHz				
DIN to SCLK Rise Setup Time	tDS		24			ns				
DIN to SCLK Rise Hold Time	tDH		0			ns				
SCLK Pulse-Width High	tсн		40			ns				
SCLK Pulse-Width Low	tCL		40			ns				
CS Pulse-Width High	tcsw		150			ns				
SCLK Rise to CS Rise Hold Time	tcsh		0			ns				
CS Fall to SCLK Rise Setup Time	tcss		30			ns				
SCLK Fall to CS Fall Setup	tcso		0			ns				
CS Rise to SCK Rise Hold Time	tCS1		30			ns				

Note 1: Linearity is tested within codes 24 to 1020.

Note 2: Offset is tested at code 24.

Note 3: Gain is tested at code 1000. FB is connected to OUT.

Note 4: Guaranteed by design. Not production tested.

Note 5: V<sub>DD</sub> must be a minimum of 1.8V.

Note 6: Outputs can be shorted to V<sub>DD</sub> or GND indefinitely, provided that the package power dissipation is not exceeded.

Note 7: Optimal noise performance is at 2nF load capacitance.


Note 8: Thermal hysteresis is defined as the change in the initial +25°C output voltage after cycling the device from T<sub>MAX</sub> to T<sub>MIN</sub>.

Note 9: All digital inputs at VDD or GND.

**Note 10:** Load =  $10k\Omega$  in parallel with 100pF,  $V_{DD} = 5V$ ,  $V_{REF} = 4.096V$  (MAX5520) or  $V_{REF} = 3.9V$  (MAX5521).


## **Typical Operating Characteristics**


(VDD = 5.0V, VREF = 4.096V (MAX5520) or VREF = 3.9V (MAX5521), TA = +25°C, unless otherwise noted.)





### **Typical Operating Characteristics (continued)**


(VDD = 5.0V, VREF = 4.096V (MAX5520) or VREF = 3.9V (MAX5521), TA = +25°C, unless otherwise noted.)















**DAC OUTPUT LOAD REGULATION** 











### Typical Operating Characteristics (continued)

(VDD = 5.0V, VREF = 4.096V (MAX5520) or VREF = 3.9V (MAX5521), TA = +25°C, unless otherwise noted.)


## OUTPUT LARGE-SIGNAL STEP RESPONSE



## OUTPUT MINIMUM SERIES RESISTANCE




#### **POWER-UP OUTPUT VOLTAGE GLITCH**




## MAJOR CARRY OUTPUT VOLTAGE GLITCH (CODE 7FFh TO 800h)


100µs/div




## REFERENCE OUTPUT VOLTAGE




### REFERENCE OUTPUT VOLTAGE



## REFERENCE OUTPUT VOLTAGE



## REFERENCE OUTPUT VOLTAGE




NIXIN


### **Typical Operating Characteristics (continued)**

(VDD = 5.0V, VREF = 4.096V (MAX5520) or VREF = 3.9V (MAX5521), TA = +25°C, unless otherwise noted.)


#### REFERENCE LINE-TRANSIENT RESPONSE



### REFERENCE LOAD TRANSIENT




#### REFERENCE LOAD TRANSIENT $(V_{DD} = 1.8V)$




200μs/div

## REFERENCE LINE-TRANSIENT RESPONSE




100µs/div

#### REFERENCE LOAD TRANSIENT $(V_{DD} = 5V)$




#### REFERENCE LOAD TRANSIENT $(V_{DD} = 5V)$





200µs/div


### Typical Operating Characteristics (continued)

(VDD = 5.0V, VREF = 4.096V (MAX5520) or VREF = 3.9V (MAX5521), TA = +25°C, unless otherwise noted.)











## REFERENCE OUTPUT NOISE




### **Pin Description**

P	PIN		FUNCTION
MAX5520	MAX5521	NAME	FUNCTION
1	1	CS	Active-Low Digital-Input Chip Select
2	2	SCLK	Serial-Interface Clock
3	3	DIN	Serial-Interface Data Input
4	_	REFIN	Reference Input
_	4	REFOUT	Reference Output
5, 6, 7, 11	5, 6, 7, 11	N.C.	No Connection. Leave N.C. inputs unconnected (floating) or connected to GND.
8	8	V <sub>DD</sub>	Power Input. Connect $V_{DD}$ to a 1.8V to 5.5V power supply. Bypass $V_{DD}$ to GND with a 0.1 $\mu$ F capacitor.
9	9	GND	Ground
10	10	OUT	Analog Voltage Output
12	12	FB	Feedback Input
EP	EP	Exposed Paddle	Exposed Paddle. Connect EP to GND.

### MAX5520 Functional Diagram



### MAX5521 Functional Diagram



### **Detailed Description**

The MAX5520/MAX5521 single, 10-bit, ultra-low-power, voltage-output DACs offer Rail-to-Rail buffered voltage outputs. The DACs operate from a 1.8V to 5.5V supply and require only 6µA (max) supply current. These devices feature a shutdown mode that reduces overall current, including the reference input current, to just 0.18µA. The MAX5521 includes an internal reference that saves additional board space and can source up to 8mA, making it functional as a system reference. The 16MHz, 3-wire serial interface is compatible with SPI, QSPI, and MICROWIRE protocols. When VDD is applied, all DAC outputs are driven to zero scale with virtually no output glitch. The MAX5520/MAX5521 output buffers are configured in force sense allowing users to externally set voltage gains on the output (an outputamplifier inverting input is available). These devices come in a 4mm x 4mm thin QFN package.

#### **Digital Interface**

The MAX5520/MAX5521 use a 3-wire serial interface compatible with SPI, QSPI, and MICROWIRE protocols (Figures 1 and 2).

The MAX5520/MAX5521 include a single, 16-bit, input shift register. Data loads into the shift register through the serial interface.  $\overline{CS}$  must remain low until all 16 bits are clocked in. Data loads MSB first, D9–D0. The 16 bits consist of 4 control bits (C3–C0), 10 data bits (D9–D0), and 2 sub-bits (see Table 1). D9–D0 are the DAC data bits and S1 and S0 are the sub-bits. The sub-bits must be set to zero for proper operation. The control bits C3–C0 control the MAX5520/MAX5521, as outlined in Table 2.

Each DAC channel includes two registers: an input register and a DAC register. The input register holds input data. The DAC register contains the data updated to the DAC output.

The double-buffered register configuration allows any of the following:

- Loading the input registers without updating the DAC registers
- Updating the DAC registers from the input registers
- Updating all the input and DAC registers simultaneously

12 \_\_\_\_\_\_\_ /II /IX | //I

**Table 1. Serial Write Data Format** 

	CON	ΓROL						DATA BITS							
MSB															LSB
C3	C2	C1	C0	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	S1	S0

Sub-bits S1 and S0 must be set to zero for proper operation.




Figure 1. Timing Diagram




Figure 2. Register Loading Diagram

**Table 2. Serial-Interface Programming Commands** 

	CONTR	OL BITS	;	INPUT DATA	SUB-BITS	FUNCTION
СЗ	C2	C1	C0	D9-D0	S1-S0	FUNCTION
0	0	0	0	XXXXXXXXX	00	No operation; command is ignored.
0	0	0	1	10-bit data	00	Load input register from shift register; DAC register unchanged; DAC output unchanged.
0	0	1	0	_	_	Command reserved; do not use.
0	0	1	1	_	_	Command reserved; do not use.
0	1	0	0	_	_	Command reserved; do not use.
0	1	0	1	_	_	Command reserved; do not use.
0	1	1	0	_	_	Command reserved; do not use.
0	1	1	1	_	_	Command reserved; do not use.
1	0	0	0	10-bit data	00	Load DAC register from input register; DAC output updated; MAX5520 enters normal operation if in shutdown; MAX5521 enters normal operation if in standby or shutdown.
1	0	0	1	10-bit data	00	Load input register and DAC register from shift register; DAC output updated; MAX5520 enters normal operation if in shutdown; MAX5521 enters normal operation if in standby or shutdown.
1	0	1	0	_	_	Command reserved; do not use.
1	0	1	1	_	_	Command reserved; do not use.
1	1	0	0	D9, D8, XXXXXXXX	00	MAX5520 enters shutdown; MAX5521 enters standby*. For the MAX5521, D9 and D8 configure the internal reference voltage (Table 3).
1	1	0	1	D9, D8, XXXXXXX	00	MAX5520/MAX5521 enter normal operation; DAC output reflects existing contents of DAC register. For the MAX5521, D9 and D8 configure the internal reference voltage (Table 3).
1	1	1	0	D9, D8, XXXXXXXX	00	MAX5520/MAX5521 enter shutdown; DAC output set to high impedance. For the MAX5521, D9 and D8 configure the internal reference voltage (Table 3).
1	1	1	1	10-bit data	00	Load input register and DAC register from shift register; DAC output updated; MAX5520 enters normal operation if in shutdown; MAX5521 enters normal operation if in standby or shutdown.

X = Don't care

14 \_\_\_\_\_\_ **/\//**|X|*/*\/|

<sup>\*</sup>Standby mode can be entered from normal operation only. It is not possible to enter standby mode from shutdown.

#### **Power Modes**

The MAX5520/MAX5521 feature two power modes to conserve power during idle periods. In normal operation, the device is fully operational. In shutdown mode, the device is completely powered down, including the internal voltage reference in the MAX5521. The MAX5521 also offers a standby mode where all circuitry is powered down except the internal voltage reference. Standby mode keeps the reference powered up while the remaining circuitry is shut down, allowing it to be used as a system reference. Standby mode also helps reduce the wake-up delay by not requiring the reference to power up when returning to normal operation.

#### Shutdown Mode

The MAX5520/MAX5521 feature a software-programmable shutdown mode that reduces the typical supply current and the reference input current to  $0.18\mu A$  (max). Writing an input control word with control bits C[3:0] = 1110 places the device in shutdown mode (Table 2). In shutdown, the MAX5520 reference input and DAC output buffers go high impedance. Placing the MAX5521 into shutdown turns off the internal reference, and the DAC output buffers go high impedance. The serial interface remains active for all devices.

Table 2 shows several commands that bring the MAX5520/MAX5521 back to normal operation. The power-up time from shutdown is required before the DAC outputs are valid.

**Note:** For the MAX5521, standby mode cannot be entered directly from shutdown mode. The device must be brought into normal operation before entering standby mode.

Table 3. Reference Output Voltage Programming

D9	D8	REFERENCE VOLTAGE (V)
0	0	1.214
0	1	1.940
1	0	2.425
1	1	3.885

#### Standby Mode (MAX5521 Only)

The MAX5521 features a software-programmable standby mode that reduces the typical supply current to  $6\mu$ A. Standby mode powers down all circuitry except the internal voltage reference. Place the device in standby mode by writing an input control word with control bits C[3:0] = 1100 (Table 2). The internal reference and serial interface remain active while the DAC output buffers go high impedance. If the MAX5521 is coming out of standby, the power-up time from standby is required before the DAC outputs are valid.

For the MAX5521, standby mode cannot be entered directly from shutdown mode. The device must be brought into normal operation before entering standby mode. To enter standby from shutdown, issue the command to return to normal operation, followed immediately by the command to go into standby.

Table 2 shows several commands that bring the MAX5521 back to normal operation. When transitioning from standby mode to normal operation, only the DAC power-up time is required before the DAC outputs are valid.

#### **Reference Input**

The MAX5520 accepts a reference with a voltage range extending from 0 to  $V_{DD}$ . The output voltage ( $V_{OUT}$ ) is represented by a digitally programmable voltage source as:

$$V_{OUT} = (V_{REF} \times N / 1024) \times gain$$

where N is the numeric value of the DAC's binary input code (0 to 1023), V<sub>REF</sub> is the reference voltage and gain is the externally set voltage gain for the MAX5520/MAX5521.

In shutdown mode, the reference input enters a high-impedance state with an input impedance of  $2.5G\Omega$  (typ).

#### Reference Output

The MAX5521 internal voltage reference is software configurable to one of four voltages. Upon power-up, the default reference voltage is 1.214V. Configure the reference voltage using the D8 and D9 data bits (Table 3) when the control bits are as follows: C[3:0] = 1100, 1101, or 1110 (Table 2).  $V_{DD}$  must be kept at a minimum of 200mV above  $V_{REF}$  for proper operation.

### Applications Information

#### 1-Cell and 2-Cell Circuit

See Figure 3 for an illustration of how to power the MAX5520/MAX5521 with either one lithium-ion battery or two alkaline batteries. The low current consumption of the devices makes the MAX5520/MAX5521 ideal for battery-powered applications.

#### **Programmable Current Source**

See the circuit in Figure 4 for an illustration of how to configure the MAX5520 as a programmable current source for driving an LED. The MAX5520 drives a standard NPN transistor to program the current source. The current source (ILED) is defined in the equation in Figure 4.

#### Voltage Biasing a Current-Output Transducer

See the circuit in Figure 5 for an illustration of how to configure the MAX5520 to bias a current-output transducer. In Figure 5, the output voltage of the MAX5520 is a function of the voltage drop across the transducer added to the voltage drop across the feedback resistor R.

#### Self-Biased Two-Electrode Potentiostat Application

See the circuit in Figure 6 for an illustration of how to use the MAX5520 to bias a two-electrode potentiostat on the input of an ADC.

#### **Unipolar Output**

Figure 7 shows the MAX5520 in a unipolar output configuration with unity gain. Table 4 lists the unipolar output codes.

#### **Bipolar Output**

The MAX5520 output can be configured for bipolar operation, as shown in Figure 8. The output voltage is given by the following equation:

$$V_{OUT} = V_{REF} \times [(N_A - 512) / 512]$$

where NA represents the numeric value of the DAC's binary input code. Table 5 shows digital codes (offset binary) and the corresponding output voltage for the circuit in Figure 4.

#### **Configurable Output Gain**

The MAX5520/MAX5521 have a force-sense output, which provides a connection directly to the inverting terminal of the output op amp, yielding the most flexibility. The advantage of the force-sense output is that specific gains can be set externally for a given application. The gain error for the MAX5520/MAX5521 is specified in a unity-gain configuration (op-amp output and inverting terminals connected), and additional gain error results from external resistor tolerances. Another advantage of the force-sense DAC is that it allows many useful circuits to be created with only a few simple external components.

An example of a custom fixed gain using the force-sense output of the MAX5520/MAX5521 is shown in Figure 9. In this example R1 and R2 set the gain for Vout.

 $V_{OUT} = [(V_{REFIN} \times N_A) / 1024] \times [1 + (R2 / R1)]$  where N<sub>A</sub> represents the numeric value of the DAC input code.




Figure 3. Portable Application Using Two Alkaline Cells or One Lithium Coin Cell




Figure 4. Programmable Current Source Driving an LED




Figure 5. Transimpedance Configuration for a Voltage-Biased Current-Output Transducer




Figure 6. Self-Biased Two-Electrode Potentiostat Application




Figure 7. Unipolar Output Circuit

Table 4. Unipolar Code Table (Gain = +1)

	C CONTE	_	ANALOG OUTPUT				
MSB		LSB					
1111	1111	1100	+V <sub>REF</sub> (1023/21024)				
1000	0000	0100	+V <sub>REF</sub> (513/1024)				
1000	0000	0000	$+V_{REF}$ (512/1024) = $+V_{REF}$ /2				
0111	1111	1100	+V <sub>REF</sub> (511/1024)				
0000	0001	0100	+V <sub>REF</sub> (1/1024)				
0000	0000	0000	OV				

Table 5. Bipolar Code Table (Gain = +1)

DAC CONTENTS			ANALOG OUTPUT			
MSB		LSB	ANALOG OUTPUT			
1111	1111	1100	+V <sub>REF</sub> (511/512)			
1000	0000	0100	+V <sub>REF</sub> (1/512)			
1000	0000	0000	OV			
0111	1111	1100	-V <sub>REF</sub> (1/512)			
0000	0000	0100	-V <sub>REF</sub> (511/512)			
0000	0000	0000	-V <sub>REF</sub> (512/512) = -V <sub>REF</sub>			

## Power Supply and Bypassing Considerations

Bypass the power supply with a 0.1µF capacitor to GND. Minimize lengths to reduce lead inductance. If noise becomes an issue, use shielding and/or ferrite beads to increase isolation. For the thin QFN package, connect the exposed paddle to ground.

#### **Layout Considerations**

Digital and AC transient signals coupling to GND can create noise at the output. Use proper grounding techniques, such as a multilayer board with a low-inductance ground plane. Wire-wrapped boards and sockets are not recommended. For optimum system performance, use printed circuit (PC) boards. Good PC board ground layout minimizes crosstalk between DAC outputs, reference inputs, and digital inputs. Reduce crosstalk by keeping analog lines away from digital lines.




Figure 8. Bipolar Output Circuit




Figure 9. Separate Force-Sense Outputs Create Unity and Greater-than-Unity DAC Gains Using the Same Reference




Figure 10. Software-Configurable Output Gain


### **Chip Information**

TRANSISTOR COUNT: 10,688

PROCESS: BiCMOS

### **Package Information**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)



					COMM	DN DI	MENS	SIONS				
PKG	1	2L 4×4		1	6L 4×4	1	a	20L 4×4	L 4×4 24L 4×4			4
REF.	MIN.	NOM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MA
Α	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.8
A1	0.0	0.02	0.05	0.0	0.02	0.05	0.0	0.02	0.05	0.0	0.02	0.0
A2	0.20 REF		0.20 REF		0.20 REF			0.20 REF				
b	0.25	0.30	0.35	0.25	0.30	0.35	0.20	0.25	0.30	0.18	0.23	0.3
D	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.1
E	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.1
e		0.80 BS0	5.		0.65 BSC			0.50 BSC		0.50 BSC.		
k	0.25	-	-	0.25	-	-	0.25	-	-	0.25	-	-
L	0.45	0.55	0.65	0.45	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.5
N		12		16			20			24		
ND		3		4		5			6			
NE		3		4		5		6				
Jedec Var.		WGGB		WGGC		WGGD-1		WGGD-2				

EXPUSED PAD VARIATIONS							
PKG.	D2			E5			
CODES	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
T1244-2	1.95	2.10	2.25	1.95	2.10	2.25	
T1644-2	1.95	2.10	2.25	1.95	2.10	2.25	
T2044-1	1.95	2.10	2.25	1.95	2.10	2.25	
T2444-1	2.45	2.60	2.63	2.45	2.60	2.63	
T2444-2	1.95	2.10	2.25	1.95	2.10	2.25	

- ILES:

  DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
  ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.

  N IS THE TOTAL NUMBER OF TERMINALS.
- THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO USES 95-1 SPF-012. DETAILS OF TERMINAL #1 IDENTIFIER AND ET OF THE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE ETHER A MOLD OR MARKED FEATURE.
- DIMENSION 6 APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25 mm AND 0.30 mm FROM TERMINAL TIP.
- \*\*NO AND NO BY REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.

  7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
- COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
   DRAWING CONFORMS TO JEDEC MO220, EXCEPT FOR T2444-1.



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 20