

CMOS Analog Switches

(Obsolete for non-hermetic. See DG381B Series for pin-for-pin replacements.)

FEATURES

- ±15-V Input Range
- Low $r_{DS(on)}$: 30 Ω
- Single Supply Operation
- Pin and Function Compatible with the JFET DG180 Family

BENEFITS

- Full Rail-to-Rail Analog Signal Range Low Level Switching Circuits
- Minimizes Signal Error
- Low Power Dissipation

APPLICATIONS

- Programmable Gain Amplifiers
- Portable and Battery Powered Sytems

DESCRIPTION

The DG384A_MIL and DG387A_MIL monolithic CMOS analog switches were designed for applications in instrumentation, communications, and process control. This series is suited for applications requiring fast switching and nearly flat on-resistance over the entire voltage range.

switches are ideal for battery powered applications, without sacrificing switching speed. Break-before-make switching action is guaranteed, and an epitaxial layer prevents latchup. Single supply operation is allowed by connecting the V- rail to 0 V.

Designed on Vishay Siliconix' PLUS-40 CMOS process, these devices achieve low power consumption (3.5 mW typical) and excellent on/off switch performance. These Each switch conducts equally well in both directions when on, and blocks up to the supply voltage when off. These switches are CMOS and quasi TTL logic compatible.

FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION

DG384A_MIL Dual-In-Line S_1 16 NC 15 IN_1 14 D_3 GND S_3 5 NC S_4 D_4 NC IN_2 10 S_2 D_2 9 Top View


TRUTH TABLE			
Logic	Switch		
0	OFF		
1	ON		

Logic "0" ≤ 0.8 V

Logic "1" ≥ 4 V



FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION



TRUTH TABLE			
Logic	SW ₁	SW ₂	
0	ON	OFF	
1	OFF	ON	

 $\begin{array}{l} \text{Logic "0"} \leq 0.8 \text{ V} \\ \text{Logic "1"} \geq 4 \text{ V} \end{array}$

ORDERING INFORMATION				
Temp Range Package Part Number				
DG384A_MIL				
–55 to 125°C	16-Pin CerDIP DG384AAK/883 5962-9678801QEA			
DG387A_MIL				
–55 to 125°C	14-Pin CerDIP	DG387AAK/883		
	10-Pin Metal Can	DG387AAA/883		



ABSOLUTE MAXIMUM RATINGS

Voltages Referenced to V-		
V+		14 \
GND		25 \
Digital Inputs ^a , V _S , V _D	(V–) –2 V to (V+) +2	V o
	30 mA, whichever occurs	firs
Current, Any Terminal Except S	S or D	m/
Continuous Current, S or D		m/
(Pulsed at 1 ms, 10% duty cycl	le max)	m/
Storage Temperature (A	AA, AK, Suffix)65 to 15	0°C

Power Dissipation ^b	
14-Pin CerDIP ^c	825 mW
10-Pin Metal Cand	450 mW

Notes:

- a. Signals on S_X, D_X, or IN_X exceeding V+ or V- will be clamped by internal diodes. Limit forward diode current to maximum current ratings.
 b. All leads welded or soldered to PC Board.
 c. Derate 11 mW/°C above 75°C
 d. Derate 6 mW/°C above 75°C

SCHEMATIC DIAGRAM (TYPICAL CHANNEL)




FIGURE 1.

DG384A_MIL/387A_MIL

Vishay Siliconix



SPECIFICATIONS	a							
		Test Conditions Unless Specified $ V+=15\ V,\ V-=-15\ V \\ V_{IN}=0.8\ V\ or\ 4\ V^f $			Limits			
Parameter	Symbol			Tempb	Min ^c	Typ ^d	Max ^c	Unit
Analog Switch								
Analog Signal Range ^e	V _{ANALOG}			Full	-15		15	V
Drain-Source On-Resistance	r _{DS(on)}	$V_D = \pm 10 \text{ V}, I_S = -$	10 mA	Room Full		30	50 75	Ω
Source Off Leakage Current	I _{S(off)}	$V_S = \pm 14 \text{ V}, V_D = \mp 14 \text{ V}$		Room Hot	-1 -100	±0.1	1 100	
Drain Off Leakage Current	I _{D(off)}	$V_S = \pm 14 \text{ V}, V_D = \mp 14 \text{ V}$		Room Hot	-1 -100	± 0.1	1 100	nA
Drain On Leakage Current	I _{D(on)}	$V_{D} = V_{S} = \pm 14$	V	Room Hot	-11 -100	± 0.1	1 100	
Digital Control							_	
Input Current with		V _{IN} = 5 V		Room Full	-1 -1	-0.001		μА
Input Voltage High	I _{INH}	V _{IN} = 15 V	V _{IN} = 15 V			0.001	1 1	
Input Current with Input Voltage Low	I _{INL}	V _{IN} = 0 V		Room Full	−1 −1	-0.001		
Dynamic Characterist	ics							
Turn-On Time	t _{ON}			Room		150	300	
Turn-Off Time	t _{OFF}	See Figure 2		Room		130	250	ns
Break-Before-Make Time	t _{OPEN}	See Figure 3		Room		50		1
Charge Injection	Q	$C_L = 0.01 \mu F, R_{gen} = 0 \Omega V_{gen} = 0 V$		Room		10		рC
Source-Off Capacitance	C _{S(off)}			Room		14		
Drain-Off Capacitance	C _{D(off)}	$f = 1 \text{ MHz}; V_S, V_D$	= 0 V	Room		14		
Channel-On Capacitance	C _{D(on)}	1		Room		40		pF
Innut Consoitones	6		V _{IN} = 0 V	Room		6		
Input Capacitance	C _{IN}	I = I IVIDZ	V _{IN} = 15 V	Room		7		
Off-Isolation	OIRR	V 0V B 4	l-O	Room		62		
Crosstalk (Channel-to-Channel)	X _{TALK}	$V_{IN} = 0 \text{ V}, R_L = 1 \text{ k}\Omega$ $V_S = 1 \text{ V}_{rms}, f = 500 \text{ kHz}$		Room		74		dB
Power Supplies	_							
Positive Supply Current	l+	V _{IN} = 4 V (One Input) (All Others = 0)		Room Full		0.23	0.5 1.0	mA
Negative Supply Current	I –			Room Full	-10 -100	-0.001		
Positive Supply Current	l+	V _{IN} = 0.8 V (All Inputs)		Room Full		0.001	10 100	μΑ
Negative Supply Current	I–			Room Full	-10 -100	-0.001		

Notes:


- a. Refer to PROCESS OPTION FLOWCHART.
- Room = 25°C, Full = as determined by the operating temperature suffix.
- The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing. Guaranteed by design, not subject to production test.


- V_{IN} = input voltage to perform proper function.








TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)
























TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)

















TEST CIRCUITS









FIGURE 2. Switching Time





C_L (includes fixture and stray capacitance)

FIGURE 3. Break-Before-Make SPDT (DG387A_MIL)






FIGURE 4. Charge Injection



APPLICATIONS

The DG384A_MIL and DG387A_MIL will switch positive analog signals while using a single positive supply. This allows their use in applications where only one supply is available. The trade-offs or performance given up while using single supplies are: 1) increased r_{DS(on)}, 2) slower switching speed. Typical curves for aid in designing with single supplies are supplied (see Typical Characteristics). The analog voltage should not go above or below the supply voltages which in single operation are V+ and 0 V.

In the integrator of Figure 4, RD controls the discharge rate of the capacitor so that the pulsed or continuous current ratings are not exceeded. During reset SW1 is closed and SW2 is open. Opening SW₂ with SW₁ also open will hold the integrator output at its present value.




FIGURE 5. Integrator with Reset and Start/Stop



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Document Number: 91000 Revision: 18-Jul-08