

HIGH-SPEED 2.5V 512K x 36 ASYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V 0R 2.5V INTERFACE


IDT70T653M

Features

- True Dual-Port memory cells which allow simultaneous access of the same memory location
- High-speed access
 - Commercial: 10/12/15ns (max.)
 - Industrial: 12ns (max.)
- RapidWrite Mode simplifies high-speed consecutive write cycles
- Dual chip enables allow for depth expansion without external logic
- IDT70T653M easily expands data bus width to 72 bits or more using the Busy Input when cascading more than one device
- Busy input for port contention management
- Interrupt Flags

- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- Separate byte controls for multiplexed bus and bus matching compatibility
- Sleep Mode Inputs on both ports
- Single 2.5V (±100mV) power supply for core
- LVTTL-compatible, selectable 3.3V (±150mV)/2.5V (±100mV) power supply for I/Os and control signals on each port
- Includes JTAG functionality
- Available in a 256-ball Ball Grid Array
- Industrial temperature range (-40°C to +85°C) is available for selected speeds
- Green parts available, see ordering information

Functional Block Diagram



NOTES:

- 1. $\overline{\text{INT}}$ is non-tri-state totem-pole outputs (push-pull).
- The sleep mode pin shuts off all dynamic inputs, except JTAG inputs, when asserted. OPTx, INTx and the sleep mode 5679 drw 01 pins themselves (ZZx) are not affected during sleep mode.

JUNE 2015

Description

The IDT70T653M is a high-speed 512K x 36 Asynchronous Dual-Port Static RAM. The IDT70T653M is designed to be used as a standalone 18874K-bit Dual-Port RAM. This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by the chip enables (either $\overline{\text{CE}}0$ or CE1) permit the on-chip circuitry of each port to enter a very low standby power mode.

The IDT70T653M has a RapidWrite Mode which allows the designer to perform back-to-back write operations without pulsing the R/\overline{W} input each cycle. This is especially significant at the 10ns cycle time of the IDT70T653M, easing design considerations at these high performance levels.

The 70T653M can support an operating voltage of either 3.3 V or 2.5 V on one or both ports, controlled by the OPT pins. The power supply for the core of the device (VDD) is at 2.5 V.

Pin Configuration^(1,2,3)

70T653M BC BC-256^(4,5)

256-Pin BGA Top View

A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12	A13	A14	A15	A16
NC	TDI	NC	A 17L	A 14L	A 11L	A 8L	BE2L	CE1L	OEL	INTL	A 5L	A 2L	A 0L	NC	NC
B1 I/O18L	NC	TDO	B4 A 18L	B5 A 15L	B6 A 12L	B7 A 9L	BE3L	B9 CE ₀ L	B10 R/WL	B11 NC	B12 A 4L	B13 A1L	B14 NC	B15 I/O17L	B16 NC
C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15	C16
I/O18R	I/O19L	Vss	A 16L	A 13L	A 10L	A 7L	BE ₁ L	BE ₀ L	SEML	BUSYL	A 6L	A 3L	OPTL	I/O17R	I/O16L
D1	D2	D3	D4	D5	D6	d7	d8	D9	D10	D11	D12	D13	D14	D15	D16
I/O20R	I/O19R	I/O20L	Vdd	Vddql	Vddql	Vddqr	Vddqr	VDDQL	VDDQL	VDDQR	VDDQR	VDD	I/O15R	I/O15L	I/O16R
E1	E2	E3	E4	E5	E6	E7	E8	E9	E10	E11	E12	E13	E14	E15	E16
I/O21R	I/O21L	I/O22L	VDDQL	VDD	V DD	Vss	Vss	Vss	Vss	VDD	VDD	VDDQR	I/O13L	I/O14L	I/O14R
F1	F2	F3	F4	F5	F6	F7	F8	F9	F10	F11	F12	F13	F14	F15	F16
I/O23L	I/O22R	I/ O 23R	Vddql	Vdd	NC	Vss	Vss	Vss	Vss	Vss	VDD	Vddqr	I/O12R	I/O13R	I/O12L
G1	G2	G3	G4	G5	G6	G7	G8	G9	G10	G11	G12	G13	G14	G15	G16
I/O24R	I/ O 24L	I/ O 25L	Vddqr	Vss	Vss	V SS	Vss	Vss	Vss	V SS	Vss	Vddql	I/O10L	I/O11L	I/O11R
H1	H2	H3	H4	H5	H6	H7	H8	H9	H10	H11	H12	H13	H14	H15	H16
I/O26L	I/O25R	I/O26R	V DDQR	Vss	Vss	V SS	Vss	Vss	Vss	Vss	Vss	VDDQL	I/O9R	IO 9L	I/O10R
J1	J2	J3	J4	J5	J6	J7	J8	J9	J10	J11	J12	J13	J14	J15	J16
I/O27L	I/O28R	I/ O 27R	Vddql	ZZ R	Vss	V SS	Vss	Vss	V SS	Vss	ZZ L	Vddqr	I/O8R	I/ O 7R	I/O8L
K1	K2	K3	K4	K5	K6	K7	K8	K9	K10	K11	K12	K13	K14	K15	K16
I/O29R	I/ O 29L	I/O28L	Vddql	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vss	VDDQR	I/O6R	I/O6L	I/O7L
L1	L2	L3	L4	L5	L6	L7	L8	L9	L10	L11	L12	L13	L14	L15	L16
I/O30L	I/O31R	I/ O 30R	Vddqr	VDD	NC	Vss	Vss	Vss	Vss	Vss	Vdd	VDDQL	I/O5L	I/O4R	I/O5R
M1	M2	M3	m4	M5	M6	M7	M8	M9	M10	M11	M12	M13	M14	M15	M16
I/O32R	I/O32L	I/O31L	Vddqr	VDD	VDD	Vss	Vss	Vss	Vss	VDD	VDD	VDDQL	I/O3R	I/O3L	I/O4L
N1	N2	N3	N4	N5	N6	N7	n8	N9	N10	N11	N12	N13	N14	N15	N16
I/O33L	I/O34R	I/ O 33R	Vdd	VDDQR	VDDQR	Vddql	Vddql	Vddqr	VDDQR	VDDQL	Vddql	VDD	I/O2L	I/O1R	I/O2R
P1	P2	P3	P4	P5	P6	P7	P8	P9	P10	P11	P12	P13	P14	P15	P16
I/O35R	I/O34L	TMS	A 16R	A 13R	A 10R	A 7R	BE1R	BE0R	SEMR	BUSYR	A 6R	A 3R	I/O0L	I/O0R	I/O1L
R1	R2	R3	R4	R5	R6	R7	R8	R9	R10	R11	R12	R13	R14	R15	R16
I/O35L	NC	TRST	A 18R	A 15R	A 12R	A 9R	BE3R	CE0R	R/W R	Vss	A 4R	A 1R	OPTR	NC	NC
T1	T2	T3	T4	T5	T6	T7	T8	T9	T10	T11	T12	T13	T14	T15	T16
NC	TCK	NC	A 17R	A 14R	A 11R	A 8R	BE2R	CE1R	OEr	INTR	A 5R	A 2R	A 0R	NC	NC

5679 drw 02f

- 1. All VDD pins must be connected to 2.5V power supply.
- 2. All VDDQ pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to VDD (2.5V), and 2.5V if OPT pin for that port is set to Vss (0V).
- 3. All Vss pins must be connected to ground supply.
- 4. Package body is approximately 17mm x 17mm x 1.4mm, with 1.0mm ball-pitch.
- 5. This package code is used to reference the package diagram.

Pin Names

Left Port	Right Port	Names
CEOL, CE1L	CE0R, CE1R	Chip Enables (Input)
R/WL	R/W̄R	Read/Write Enable (Input)
ŌĒL	OE R	Output Enable (Input)
A0L - A18L	A0R - A18R	Address (Input)
VO0L - VO35L	I/O0R - I/O35R	Data Input/Output
SEML	SEMR	Semaphore Enable (Input)
ĪNTL	ĪNTR	Interrupt Flag (Output)
BUSYL	BUSYR	Busy Input
BEOL - BE3L	BEOR - BE3R	Byte Enables (9-bit bytes) (Input)
VDDQL	VDDQR	Power (I/O Bus) (3.3V or 2.5V) ⁽¹⁾ (Input)
OPTL	OPTr	Option for selecting VDDqx ^(1,2) (Input)
ZZL	ZZR	Sleep Mode Pin ⁽³⁾ (Input)
	VDD	Power (2.5V) ⁽¹⁾ (Input)
	Vss	Ground (0V) (Input)
	TDI	Test Data Input
	TDO	Test Data Output
	TCK	Test Logic Clock (10MHz) (Input)
	TMS	Test Mode Select (Input)
:	TRST	Reset (Initialize TAP Controller) (Input)

5679 tbl 01

- VDD, OPTx, and VDDQx must be set to appropriate operating levels prior to applying inputs on I/Ox.
- 2. OPTx selects the operating voltage levels for the I/Os and controls on that port. If OPTx is set to VDD (2.5V), then that port's I/Os and controls will operate at 3.3V levels and VDDQX must be supplied at 3.3V. If OPTx is set to Vss (0V), then that port's I/Os and controls will operate at 2.5V levels and VDDQX must be supplied at 2.5V. The OPT pins are independent of one another—both ports can operate at 3.3V levels, both can operate at 2.5V levels, or either can operate at 3.3V with the other at 2.5V.
- The sleep mode pin shuts off all dynamic inputs, except JTAG inputs, when asserted. OPTx, INTx and the sleep mode pins themselves (ZZx) are not affected during sleep mode. It is recommended that boundry scan not be operated during sleep mode.

Truth Table I—Read/Write and Enable Control^(1,2)

ŌĒ	SEM	Œ₀	CE ₁	BE₃	BE ₂	BE ₁	BE₀	R/W	ZZ	Byte 3 I/O27-35	Byte 2 I/O ₁₈₋₂₆	Byte 1 I/O ₉₋₁₇	Byte 0 I/O ₀₋₈	MODE
Х	Н	Н	Х	Х	Х	Х	Χ	Χ	L	High-Z	High-Z	High-Z	High-Z	Deselected-Power Down
Χ	Н	Χ	L	Χ	Χ	Χ	Χ	Χ	L	High-Z	High-Z	High-Z	High-Z	Deselected-Power Down
Х	Н	L	Н	Η	Η	Н	Н	Χ	L	High-Z	High-Z	High-Z	High-Z	All Bytes Deselected
Х	Н	L	Н	Н	Н	Н	L	L	L	High-Z	High-Z	High-Z	Din	Write to Byte 0 Only
Х	Н	L	Н	Ι	Ι	L	Н	L	L	High-Z	High-Z	Din	High-Z	Write to Byte 1 Only
Х	Н	Г	Н	Н	L	Н	Н	L	L	High-Z	Din	High-Z	High-Z	Write to Byte 2 Only
Х	Н	L	Н	L	Н	Н	Н	L	L	DIN	High-Z	High-Z	High-Z	Write to Byte 3 Only
Х	Н	L	Н	Η	Η	L	L	L	L	High-Z	High-Z	Din	Din	Write to Lower 2 Bytes Only
Х	Н	L	Н	┙	L	Н	Н	L	L	DIN	DIN	High-Z	High-Z	Write to Upper 2 bytes Only
Х	Н	Г	Н	L	L	L	L	L	L	DIN	Din	Din	Din	Write to All Bytes
L	Н	Г	Н	Н	Н	Н	L	Н	L	High-Z	High-Z	High-Z	D оит	Read Byte 0 Only
L	Н	L	Н	Н	Н	L	Н	Н	L	High-Z	High-Z	D оит	High-Z	Read Byte 1 Only
L	Н	L	Н	Η	L	Н	Н	Н	L	High-Z	Dоит	High-Z	High-Z	Read Byte 2 Only
L	Н	L	Н	L	Ι	Н	Н	Н	L	Dоит	High-Z	High-Z	High-Z	Read Byte 3 Only
L	Н	L	Н	Ι	Ι	L	L	Н	L	High-Z	High-Z	D оит	Dоит	Read Lower 2 Bytes Only
L	Н	L	Н	┙	┙	Н	Н	Н	L	Dоит	Dоит	High-Z	High-Z	Read Upper 2 Bytes Only
L	Н	L	Н	┙	١	L	L	Н	L	Dоит	Dоит	D оит	Dоит	Read All Bytes
Н	Н	L	Н	┙	L	L	L	Х	L	High-Z	High-Z	High-Z	High-Z	Outputs Disabled
Х	Χ	Х	Х	Х	Х	Х	Х	Х	Н	High-Z	High-Z	High-Z	High-Z	High-Z Sleep Mode

NOTES: 5679 tbl 02

1. "H" = VIH, "L" = VIL, "X" = Don't Care.

2. It is possible to read or write any combination of bytes during a given access. A few representative samples have been illustrated here.

Truth Table II - Semaphore Read/Write Control⁽¹⁾

			Inp	uts ⁽¹⁾				Outputs		
CE ⁽²⁾	R/W	ŌĒ	BE ₃	BE ₂	BE ₁	BE ₀	SEM	I/O1-8, I/O18-26 I/O0		Mode
Н	Н	L	Х	L	Х	L	L	DATAout DATAout		Read Data in Semaphore Flag ⁽³⁾
Н	↑	Х	Х	Х	Х	L	L	X DATAIN		Write I/Oo into Semaphore Flag
L	Х	Х	Х	Х	Х	Х	L			Not Allowed

NOTES: 5679 tbl 03

- 1. There are eight semaphore flags written to I/Oo and read from the I/Os (I/Oo-I/Oo8 and I/O18-I/O26). These eight semaphore flags are addressed by Ao-A2.
- 2. \overline{CE} = L occurs when \overline{CE}_0 = V_{IL} and CE₁ = V_{IH}. \overline{CE} = H when \overline{CE}_0 = V_{IH} and/or CE₁ = V_{IL}.
- 3. Each byte is controlled by the respective $\overline{BE}n$. To read data $\overline{BE}n$ = Vil.

Recommended Operating Temperature and Supply Voltage⁽¹⁾

Grade	Ambient Temperature	GND	VDD		
Commercial	0°C to +70°C	0V	2.5V <u>+</u> 100mV		
Industrial	-40°C to +85°C	0V	2.5V <u>+</u> 100mV		

NOTE:

5679 tbl 04

5679 tbl 08

1. This is the parameter TA. This is the "instant on" case temperature.

Capacitance⁽¹⁾

(TA = +25°C, F = 1.0MHz) PQFP ONLY

Symbol	Parameter	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 0V	15	pF
Cout ⁽²⁾	Output Capacitance	Vout = 0V	10.5	pF

NOTES:

 These parameters are determined by device characterization, but are not production tested.

2. Cout also references CI/O.

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Commercial & Industrial	Unit
VTERM (VDD)	VDD Terminal Voltage with Respect to GND	-0.5 to 3.6	V
VTERM ⁽²⁾ (VDDQ)	VDDQ Terminal Voltage with Respect to GND	-0.3 to VDDQ + 0.3	V
V _{TERM} (2) (INPUTS and I/O's)	Input and I/O Terminal Voltage with Respect to GND	-0.3 to VDDQ + 0.3	V
TBIAS ⁽³⁾	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-65 to +150	°C
TJN	Junction Temperature	+150	°C
IOUT(For VDDQ = 3.3V)	DC Output Current	50	mA
IOUT(For VDDQ = 2.5V)	DC Output Current	40	mA

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS
 may cause permanent damage to the device. This is a stress rating only and
 functional operation of the device at these or any other conditions above those
 indicated in the operational sections of this specification is not implied. Exposure
 to absolute maximum rating conditions for extended periods may affect
 reliability.
- This is a steady-state DC parameter that applies after the power supply has reached its nominal operating value. Power sequencing is not necessary; however, the voltage on any Input or I/O pin cannot exceed VDDQ during power supply ramp up.
- 3. Ambient Temperature under DC Bias. No AC Conditions. Chip Deselected.

Recommended DC Operating Conditions with VDD0 at 2.5V

Symbol	Parameter	Min.	Тур.	Max.	Unit
VDD	Core Supply Voltage	2.4	2.5	2.6	V
VDDQ	I/O Supply Voltage ⁽³⁾	2.4	2.5	2.6	V
Vss	Ground	0	0	0	V
VIH	Input High Volltage (Address, Control & Data I/O Inputs) ⁽³⁾	1.7		VDDQ + 100mV ⁽²⁾	٧
VIH	Input High Voltage - JTAG	1.7		V _{DD} + 100mV ⁽²⁾	٧
Vн	Input High Voltage - ZZ, OPT	VDD - 0.2V		VDD + 100mV ⁽²⁾	٧
VL	Input Low Voltage	-0.3 ⁽¹⁾		0.7	V
VIL	Input Low Voltage - ZZ, OPT	-0.3 ⁽¹⁾		0.2	٧

5679 tbl 05

NOTES:

- 1. VIL (min.) = -1.0V for pulse width less than tRc/2 or 5ns, whichever is less.
- 2. ViH (max.) = VDDQ + 1.0V for pulse width less than trc/2 or 5ns, whichever is
- To select operation at 2.5V levels on the I/Os and controls of a given port, the OPT pin for that port must be set to Vss(0V), and VDDQX for that port must be supplied as indicated above.

Recommended DC Operating Conditions with VDDQ at 3.3V

Symbol	Parameter	Min.	Тур.	Max.	Unit
VDD	Core Supply Voltage	2.4	2.5	2.6	>
VDDQ	I/O Supply Voltage ⁽³⁾	3.15	3.3	3.45	V
Vss	Ground	0	0	0	V
Vн	Input High Voltage (Address, Control &Data I/O Inputs) ⁽³⁾	2.0	-	VDDQ + 150mV ⁽²⁾	V
Vн	Input High Voltage - JTAG	1.7	_	VDD + 100mV ⁽²⁾	٧
Vн	Input High Voltage - ZZ, OPT	VDD - 0.2V		V _{DD} + 100mV ⁽²⁾	٧
VL	Input Low Voltage	-0.3 ⁽¹⁾	_	0.8	٧
VIL	Input Low Voltage - ZZ, OPT	-0.3 ⁽¹⁾		0.2	٧

5679 tbl 0

- 1. VIL (min.) = -1.0V for pulse width less than trc/2 or 5ns, whichever is less.
- VIH (max.) = VDDQ + 1.0V for pulse width less than tRc/2 or 5ns, whichever is less.
- To select operation at 3.3V levels on the I/Os and controls of a given port, the OPT pin for that port must be set to VDD (2.5V), and VDDQX for that port must be supplied as indicated above.

DC Electrical Characteristics Over the Operating
Temperature and Supply Voltage Range (Vpp = 2.5V ± 100mV)

			70T6	53M	
Symbol	Parameter	Test Conditions	Min.	Max.	Unit
lu	Input Leakage Current(1)	VDDQ = Max., VIN = 0V to VDDQ	_	10	μΑ
lu	JTAG & ZZ Input Leakage Current ^(1,2)	V _{DD} = Max., V _{IN} = 0V to V _{DD}	_	<u>+</u> 60	μΑ
llo	Output Leakage Current ^(1,3)	CE0 = VIH or CE1 = VIL, VOUT = 0V to VDDQ	_	10	μΑ
Vol (3.3V)	Output Low Voltage ⁽¹⁾	IOL = +4mA, VDDQ = Min.	_	0.4	V
Vон (3.3V)	Output High Voltage ⁽¹⁾	IOH = -4mA, VDDQ = Min.	2.4	_	V
Vol (2.5V)	Output Low Voltage ⁽¹⁾	IOL = +2mA, VDDQ = Min.	_	0.4	V
Vон (2.5V)	Output High Voltage ⁽¹⁾	IOH = -2mA, VDDQ = Min.	2.0	_	V

NOTES:

5679 tbl 09

- 1. VDDQ is selectable (3.3V/2.5V) via OPT pins. Refer to page 6 for details.
- 2. Applicable only for TMS, TDI and TRST inputs.
- 3. Outputs tested in tri-state mode.

DC Electrical Characteristics Over the Operating
Temperature and Supply Voltage Range⁽³⁾ (VDD = 2.5V ± 100mV)

		ire and eappry vertage italige				(*DD - 2:04 = 1001114)						
						70T653MS10 Com'l Only		3MS12 m'l Ind	70T653MS15 Com'l Only			
Symbol	Parameter	Test Condition	Versio	n	Typ. ⁽⁴⁾	Max.	Typ. ⁽⁴⁾	Max.	Typ. ⁽⁴⁾	Max.	Unit	
IDD	Dynamic Operating Current (Both	CEL and CER= VIL, Outputs Disabled	COM'L	S	600	810	600	710	450	600	mA	
	Ports Active)		IND	S		_	600	790				
ISB1 ⁽⁶⁾	Standby Current (Both Ports - TTL	CEL = CER = VIH f = fMAX ⁽¹⁾	COM'L	S	180	240	150	210	120	170	mA	
	Level Inputs)	T = IMAX ⁽¹⁾	IND	S		_	150	260				
ISB2 ⁽⁶⁾	Standby Current (One Port - TTL	CE"A" = VIL and CE"B" = VIH ⁽⁵⁾	COM'L	S	400	530	360	460	300	400	mA	
	Level Inputs)	Active Port Outputs Disabled, f = fmAx ⁽¹⁾	IND	S		_	360	510	_			
ISB3	Full Standby Current (Both Ports - CMOS	Both Ports CEL and CER ≥ VDDQ - 0.2V,	COM'L	S	4	20	4	20	4	20	mA	
	Level Inputs)	VIN \geq VDDQ - 0.2V or VIN \leq 0.2V, f = 0 ⁽²⁾	IND	S			4	40				
ISB4 ⁽⁶⁾	Full Standby Current (One Port - CMOS Level Inputs)	CE"A" ≤ 0.2V and CE"B" ≥ VDDQ - 0.2V ⁽⁵⁾ VIN > VDDQ - 0.2V or VIN < 0.2V,	COM'L	S	400	530		460	300	400	mA	
Activ		Active Port, Outputs Disabled, $f = fMAX^{(1)}$	IND	S			360	510				
lzz	Sleep Mode Current (Both Ports - TTL	ZZL = ZZR = VIH f = fMAX ⁽¹⁾	COM'L	S	4	20	4	20	4	20	mA	
	Level Inputs)	I - IIVIAA.	IND	S			4	40	_			

NOTES:

- 1. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tRc, using "AC TEST CONDITIONS" at input levels of GND to 3.3V.
- 2. f = 0 means no address or control lines change. Applies only to input at CMOS level standby.
- 3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 4. VDD = 3.3V, TA = $25^{\circ}C$ for Typ, and are not production tested. IDD DC(f=0) = 200mA (Typ).
- 5. $\overline{CE}x = V_{IL} \text{ means } \overline{CE}_{0x} = V_{IL} \text{ and } CE_{1x} = V_{IH}$
 - $\overline{CE}x = VIH \text{ means } \overline{CE}0x = VIH \text{ or } CE1x = VIL$
 - $\overline{\text{CE}}\text{x} \leq 0.2 \text{V}$ means $\overline{\text{CE}}\text{ox} \leq 0.2 \text{V}$ and $\text{CE}\text{1x} \geq \text{V}_{\text{DDQX}} 0.2 \text{V}$
 - $\overline{\text{CE}}$ x \geq VDDQx 0.2V means $\overline{\text{CE}}$ 0x \geq VDDQx 0.2V or CE1x \leq 0.2V.
 - "X" represents "L" for left port or "R" for right port.
- 6. ISB1, ISB2 and ISB4 will all reach full standby levels (ISB3) on the appropriate port(s) if ZZL and /or ZZR = VIH.

AC Test Conditions (VDDQ - 3.3V/2.5V)

Input Pulse Levels	GND to 3.0V / GND to 2.4V
Input Rise/Fall Times	2ns Max.
Input Timing Reference Levels	1.5V/1.25V
Output Reference Levels	1.5V/1.25V
Output Load	Figure 1




Figure 1. AC Output Test load.




Figure 3. Typical Output Derating (Lumped Capacitive Load).

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽⁴⁾

		70T653MS10 Com'l Only		70T653MS12 Com'l & Ind		70T653MS15 Com'l Only		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCLE								
trc	Read Cycle Time	10		12		15		ns
taa	Address Access Time	_	10		12	_	15	ns
tace	Chip Enable Access Time ⁽³⁾		10		12		15	ns
tabe	Byte Enable Access Time ⁽³⁾		5		6		7	ns
taoe	Output Enable Access Time	_	5		6		7	ns
toн	Output Hold from Address Change	3		3		3		ns
t.z	Output Low-Z Time Chip Enable and Semaphore (1,2)	3	_	3		3		ns
t LZOB	Output Low-Z Time Output Enable and Byte Enable (1,2)	0		0		0		ns
tHZ	Output High-Z Time ^(1,2)	0	4	0	6	0	8	ns
tru	Chip Enable to Power Up Time ⁽²⁾	0	_	0		0		ns
tPD	Chip Disable to Power Down Time ⁽²⁾	_	8	_	8	_	12	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	_	4	_	6	_	8	ns
tsaa	Semaphore Address Access Time	2	10	2	12	2	15	ns
tsoe	Semaphore Output Enable Access Time		5		6	_	7	ns

5679 tbl 12


AC Electrical Characteristics Over the Operating Temperature and Supply Voltage⁽⁴⁾

-		70T653MS10 Com'l Only		Co	3MS12 m'l Ind	70T653MS15 Com'l Only		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE CYCLE								
twc	Write Cycle Time	10	_	12	_	15	_	ns
tew	Chip Enable to End-of-Write ⁽³⁾	7	_	9	_	12	_	ns
taw	Address Valid to End-of-Write	7	_	9	_	12	_	ns
tas	Address Set-up Time ⁽³⁾	0	_	0	_	0	_	ns
twp	Write Pulse Width	7	_	9	_	12	_	ns
twr	Write Recovery Time	0	_	0	_	0	_	ns
tow	Data Valid to End-of-Write	5	_	7	_	10	_	ns
tон	Data Hold Time	0	_	0	_	0	_	ns
twz	Write Enable to Output in High-Z ^(1,2)	_	4	_	6		8	ns
tow	Output Active from End-of-Write ^(1,2)	3		3		3	_	ns
tswrd	SEM Flag Write to Read Time	5	_	5	_	5	_	ns
tsps	SEM Flag Contention Window	5	_	5	_	5	_	ns

NOTES:

- 1. Transition is measured 0mV from Low or High-impedance voltage with Output Test Load (Figure 1).
- 2. This parameter is guaranteed by device characterization, but is not production tested.
- 3. To access RAM, $\overline{CE} = VIL$ and $\overline{SEM} = VIH$. To access semaphore, $\overline{CE} = VIH$ and $\overline{SEM} = VIL$. Either condition must be valid for the entire tew time. $\overline{CE} = VIL$ when $\overline{CE}_0 = VIL$ and $CE_1 = VIH$. $\overline{CE}_1 = VIH$ when $\overline{CE}_2 = VIH$ and $\overline{CE}_3 = VIH$ and \overline{CE}_3
- 4. These values are valid regardless of the power supply level selected for I/O and control signals (3.3V/2.5V). See page 6 for details.

Waveform of Read Cycles⁽⁴⁾




5679 drw 06


NOTES:

- 1. Timing depends on which signal is asserted last, $\overline{\text{OE}}$, $\overline{\text{CE}}$ or $\overline{\text{BE}}\text{n}$.
- 2. Timing depends on which signal is de-asserted first $\overline{\text{CE}}$, $\overline{\text{OE}}$ or $\overline{\text{BE}}\text{n}$.
- 3. Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA or tABE.
- 4. SEM = VIH
- 5. \overline{CE} = L occurs when \overline{CE}_0 = V_{IL} and CE₁ = V_{IH}. \overline{CE} = H when \overline{CE}_0 = V_{IH} and/or CE₁ = V_{IL}.


Timing of Power-Up Power-Down



Timing Waveform of Write Cycle No. 1, R/W Controlled Timing^(1,5,8)



Timing Waveform of Write Cycle No. 2, CE Controlled Timing (1,5,8)



- 1. R/\overline{W} or \overline{CE} or $\overline{BE}n$ = VIH during all address transitions for Write Cycles 1 and 2.
- 2. A write occurs during the overlap (tEW or tWP) of a $\overline{CE} = V_{\parallel}$, $\overline{BEn} = V_{\parallel}$, and a $R\overline{W} = V_{\parallel}$ for memory array writing cycle. 3. two is measured from the earlier of \overline{CE} , \overline{BEn} or $R\overline{W}$ (or \overline{SEM} or $R\overline{W}$) going HIGH to the end of write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the $\overline{\text{CE}}$ or $\overline{\text{SEM}} = \text{V}_{\text{IL}}$ transition occurs simultaneously with or after the $\overline{\text{R/W}} = \text{V}_{\text{IL}}$ transition, the outputs remain in the High-impedance state.
- 6. Timing depends on which enable signal is asserted last, $\overline{\text{CE}}$ or R/\overline{W} .
- 7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured 0mV from steady state with the Output Test Load
- 8. If $\overline{OE} = V_{IL}$ during \overline{RW} controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE = Vi⊩ during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the
- 9. To access RAM, $\overline{\text{CE}} = \text{VIL}$ and $\overline{\text{SEM}} = \text{VIH}$. To access semaphore, $\overline{\text{CE}} = \text{VIH}$ and $\overline{\text{SEM}} = \text{VIL}$. LEW must be met for either condition. $\overline{\text{CE}} = \text{VIL}$ when $\overline{\text{CE}}_0 = \text{VIL}$ and CE₁ = V_IH. \overline{CE} = V_IH when \overline{CE} 0 = V_IH and/or CE₁ = V_IL.


RapidWrite Mode Write Cycle

Unlike other vendors' Asynchronous Random Access Memories, the IDT70T653M is capable of performing multiple back-to-back write operations without having to pulse the R/ \overline{W} , \overline{CE} , or \overline{BE} n signals high during address transitions. This RapidWrite Mode functionality allows the system designer to achieve optimum back-to-back write cycle performance without the difficult task of generating narrow reset pulses every cycle, simplifying system design and reducing time to market.

During this new RapidWrite Mode, the end of the write cycle is now defined by the ending address transition, instead of the R/\overline{W} or \overline{CE} or \overline{BE} n transition to the inactive state. R/\overline{W} , \overline{CE} , and \overline{BE} n can be held active throughout the address transition between write cycles. Care must be taken to still meet the Write Cycle time (twc), the time in which the

Address inputs must be stable. Input data setup and hold times (tow and toh) will now be referenced to the ending address transition. In this RapidWrite Mode the I/O will remain in the Input mode for the duration of the operations due to R/\overline{W} being held low. All standard Write Cycle specifications must be adhered to. However, tas and twn are only applicable when switching between read and write operations. Also, there are two additional conditions on the Address Inputs that must also be met to ensure correct address controlled writes. These specifications, the Allowable Address Skew (taas) and the Address Rise/Fall time (tarf), must be met to use the RapidWrite Mode. If these conditions are not met there is the potential for inadvertent write operations at random intermediate locations as the device transitions between the desired write addresses.

Timing Waveform of Write Cycle No. 3, RapidWrite Mode Write Cycle^(1,3)



- 1. OE = V_{IL} for this timing waveform as shown. OE may equal V_{IH} with same write functionality; I/O would then always be in High-Z state.
- 2. A write occurs during the overlap (tew or twp) of a $\overline{CE} = V_{IL}$, $\overline{BEn} = V_{IL}$, and a $R/\overline{W} = V_{IL}$ for memory array writing cycle. The last transition LOW of \overline{CE} , \overline{BEn} , and R/\overline{W} initiates the write sequence. The first transition HIGH of \overline{CE} , \overline{BEn} , and R/\overline{W} terminates the write sequence.
- 3. If the CE or SEM = V L transition occurs simultaneously with or after the R/W = V L transition, the outputs remain in the High-impedance state.
- 4. The timing represented in this cycle can be repeated multiple times to execute sequential RapidWrite Mode writes.
- 5. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured 0mV from steady state with the Output Test Load (Figure 1).
- 6. To access RAM, $\overline{CE} = VIL$ and $\overline{SEM} = VIH$. To access semaphore, $\overline{CE} = VIH$ and $\overline{SEM} = VIL$. tew must be met for either condition. $\overline{CE} = VIL$ when $\overline{CE}_0 = VIL$ and $\overline{CE}_1 = VIH$ and $\overline{CE}_2 = VIH$ and $\overline{CE}_3 = VIH$ and $\overline{CE}_4 = VIH$ and $\overline{CE}_5 = VIH$ and \overline

5679 tbl 14


AC Electrical Characteristics over the Operating Temperature Range and Supply Voltage Range for RapidWrite Mode Write Cycle⁽¹⁾

Symbol	Parameter	Min	Max	Unit
taas	Allowable Address Skew for RapidWrite Mode		1	ns
tarf	Address Rise/Fall Time for RapidWrite Mode	1.5		V/ns


NOTE:

1. Timing applies to all speed grades when utilizing the RapidWrite Mode Write Cycle.

Timing Waveform of Address Inputs for RapidWrite Mode Write Cycle




Timing Waveform of Semaphore Read after Write Timing, Either Side⁽¹⁾



NOTES:

- 1. $\overline{\text{CE}}_0 = \text{V}_{\text{IH}}$ and $\text{CE}_1 = \text{V}_{\text{IL}}$ are required for the duration of both the write cycle and the read cycle waveforms shown above. Refer to Truth Table II for details and for appropriate $\overline{\text{BE}}_n$ controls.
- 2. "DATAOUT VALID" represents all I/O's (I/Oo I/O8 and I/O18 I/O26) equal to the semaphore value.

Timing Waveform of Semaphore Write Contention (1,3,4)



- 1. Dor = Dol = VIL, $\overline{CE}L = \overline{CE}R = VIH$. Refer to Truth Table II for appropriate \overline{BE} controls.
- 2. All timing is the same for left and right ports. Port "A" may be either left or right port. "B" is the opposite from port "A".
- 3. This parameter is measured from R/\overline{W}^*A^* or \overline{SEM}^*A^* going HIGH to R/\overline{W}^*B^* or \overline{SEM}^*B^* going HIGH.
- 4. If tsps is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will be granted the semaphore flag.

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range

0 1 1			70T653MS10 Com'l Only		70T653MS12 Com'l & Ind		70T653MS15 Com'l Only	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
BUSY TIMING								
twB	BUSY Input to Write ⁽⁴⁾	0	_	0		0	_	ns
twн	Write Hold After BUSY ⁽⁵⁾	7	_	9		12	_	ns
PORT-TO-POR	PORT-TO-PORT DELAY TIMING							
twod	Write Pulse to Data Delay ⁽¹⁾		14		16	_	20	ns
todo	Write Data Valid to Read Data Delay ⁽¹⁾		14		16	_	20	ns

5679 tbl 15

NOTES:

- 1. Port-to-port delay through RAM cells from writing port to reading port, refer to Timing Waveform of Write with Port-to-Port Read.
- 2. To ensure that the earlier of the two ports wins.
- 3. tBDD is a calculated parameter and is the greater of the Max. spec, twDD twP (actual), or tDDD tDW (actual).
- 4. To ensure that the write cycle is inhibited on port "B" during contention on port "A".
- 5. To ensure that a write cycle is completed on port "B" after contention on port "A".

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range^(1,2,3)


	_		70T65M3S10 Com'l Only		70T653MS12 Com'l & Ind		70T6539MS15 Com'l Only	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	
SLEEP MODE	TIMING (ZZx=VIH)							
tzzs	Sleep Mode Set Time	10		12		15		
tzzr	Sleep Mode Reset Time	10		12		15	_	
tzzpd	Sleep Mode Power Down Time ⁽⁴⁾	10	_	12	_	15		
tzzpu	Sleep Mode Power Up Time ⁽⁴⁾		0		0		0	

5679 tbl 15a

- 1. Timing is the same for both ports.
- 2. The sleep mode pin shuts off all dynamic inputs, except JTAG inputs, when asserted. OPTx, $\overline{\text{INTx}}$ and the sleep mode pins themselves (ZZx) are not affected during sleep mode. It is recommended that boundary scan not be operated during sleep mode.
- 3. These values are valid regardless of the power supply level selected for I/O and control signals (3.3V/2.5V). See page 6 for details.
- 4. This parameter is guaranteed by device characterization, but is not production tested.

5679 drw 14a


Timing Waveform of Write with Port-to-Port Read(1,3)



NOTES:

- 1. $\overline{CE}_{0L} = \overline{CE}_{0R} = V_{IL}$; $CE_{1L} = CE_{1R} = V_{IH}$.
- 2. \overline{OE} = V_{IL} for the reading port.
- 3. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".
- 4. R/WB = VIH.

Timing Waveform of Write with BUSY



NOTES

- 1. $tWH must be met for \overline{BUSY} input.$
- 2. BUSY is asserted on port "B" blocking R/W"B", until BUSY"B" goes HIGH.


AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range^(1,2)

		70T653MS10 Com'l Only		70T653MS12 Com'l & Ind		70T653MS15 Com'l Only		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
INTERRUPT T	IMING							
tas	Address Set-up Time	0	_	0		0		ns
twr	Write Recovery Time	0		0		0		ns
tins	Interrupt Set Time		10	_	12		15	ns
tinr	Interrupt Reset Time	_	10		12	_	15	ns

NOTES

- 1. Timing is the same for both ports.
- 2. These values are valid regardless of the power supply level selected for I/O and control signals (3.3V/2.5V). See page 6 for details.

Waveform of Interrupt Timing(1)



NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".
- 2. Refer to Interrupt Truth Table.

ĪNT_{"B"}

- 3. $\overline{CE}x = V_{IL}$ means $\overline{CE}_{0x} = V_{IL}$ and $CE_{1x} = V_{IH}$. $\overline{CE}x = V_{IH}$ means $\overline{CE}_{0x} = V_{IH}$ and/or $CE_{1x} = V_{IL}$.
- 4. Timing depends on which enable signal ($\overline{\text{CE}}$ or $\text{R}/\overline{\text{W}})$ is asserted last.
- 5. Timing depends on which enable signal (CE or R/W) is de-asserted first.

Truth Table III — Interrupt Flag^(1,4)

		Left Port			Right Port					
R/WL	CEL	ŌĒL	A18L-A0L	ĪNTL	R/W̄R	CER	ŌĒ R	A18R-A0R	ĪNTR	Function
L	L	Х	7FFFF	Х	Х	Х	Х	Х	L ⁽²⁾	Set Right INTR Flag
Х	Х	Х	Х	Х	Х	L	L	7FFFF	H ⁽³⁾	Reset Right INTR Flag
Х	Х	Х	Х	L ⁽³⁾	L	L	Х	7FFFE	Х	Set Left INTL Flag
Х	L	L	7FFFE	H ⁽²⁾	Х	Х	Х	Х	Х	Reset Left INTL Flag

NOTES

- 1. Assumes BUSYL = BUSYR =VIH. CE0x = VIL and CE1x = VIH.
- 2. If $\overline{BUSY}_L = V_{IL}$, then no change.
- 3. If $\overline{BUSY}R = VIL$, then no change.
- 4. INTL and INTR must be initialized at power-up.

5679 tbl 17

5679 drw 19

Truth Table IV — Example of Semaphore Procurement Sequence (1,2,3)

Tradii rabio i Amainpio di Geniapilore i recarcine de quence								
Functions	Do - D8 Left D18 - D26 Left	Do - De Right D18 - D26 Right	Status					
No Action	1	1	Semaphore free					
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token					
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore					
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token					
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore					
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token					
Left Port Writes "1" to Semaphore	1	1	Semaphore free					
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token					
Right Port Writes "1" to Semaphore	1	1	Semaphore free					
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token					
Left Port Writes "1" to Semaphore	1	1	Semaphore free					

5679 tbl 19

NOTES:

- 1. This table denotes a sequence of events for only one of the eight semaphores on the IDT70T653M.
- 2. There are eight semaphore flags written to via I/O₀ and read from I/O₈ (I/O₀-I/O₈ and I/O₁₈-I/O₂₆). These eight semaphores are addressed by A₀ A₂.
- 3. $\overline{\text{CE}}$ = ViH, $\overline{\text{SEM}}$ = ViL to access the semaphores. Refer to the Semaphore Read/Write Control Truth Table.

Functional Description

The IDT70T653M provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70T653M has an automatic power down feature controlled by \overline{CE} . The \overline{CE} 0 and CE1 control the on-chip power down circuitry that permits the respective port to go into a standby mode when not selected (\overline{CE} = HIGH). When a port is enabled, access to the entire memory array is permitted.

Interrupts

If the user chooses the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ($\overline{\text{INTL}}$) is asserted when the right port writes to memory location 7FFFE (HEX), where a write is defined as $\overline{\text{CER}} = R/\overline{\text{WR}} = \text{VIL}$ per the Truth Table. The left port clears the interrupt through access of address location 7FFFE when $\overline{\text{CEL}} = \overline{\text{OEL}} = \text{VIL}$, $R/\overline{\text{W}}$ is a "don't care". Likewise, the right port interrupt flag ($\overline{\text{INTR}}$) is asserted when the left port writes to memory location 7FFFF (HEX) and to clear the interrupt flag ($\overline{\text{INTR}}$), the right port must read the memory location 7FFFF. The message (36 bits) at 7FFFE or 7FFFF is user-defined since it is an addressable SRAM location. If the interrupt function is not used, address locations 7FFFE and 7FFFF are not used as mail boxes, but as part of the random access memory. Refer to Truth Table III for the interrupt operation.

Busy Logic

The \overline{BUSY} pin operates as a <u>write</u> inhibit input pin. Normal operation can be programmed by tying the \overline{BUSY} pins HIGH. If desired, unintended write operations can be prevented to a port by tying the BUSY pin for that port LOW.

Semaphores

The IDT70T653M is an extremely fast Dual-Port 512K x 36 CMOS Static RAM with an additional 8 address locations dedicated to binary

semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, with both ports being completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from or written to at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by $\overline{\text{CE}}$ and $\overline{\text{CE}}$ 1, the Dual-Port RAM chip enables, and $\overline{\text{SEM}}$, the semaphore enable. The $\overline{\text{CE}}$ 0, CE1, and $\overline{\text{SEM}}$ pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected.

Systems which can best use the IDT70T653M contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These ystems can benefit from a performance increase offered by the IDT70T653Ms hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated invarying configurations. The IDT70T653M does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

How the Semaphore Flags Work

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method. the state of a semaphore latch is used as a token indicating that a shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinguished the token, the left side should succeed in gaining control.

The semaphore flags are active LOW. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT70T653M in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the $\overline{\text{SEM}}$ pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, $\overline{\text{CE0}}$, $\overline{\text{CE1}}$, $\overline{\text{R/W}}$ and $\overline{\text{BEn}}$) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0–A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Truth Table IV). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussion on the use of this feature follows shortly.) Azero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros for a semaphore read, the \overline{SEM} , \overline{BEn} , and \overline{OE} signals need to be active. (Please refer to Truth Table II). Furthermore, the read value is latched into one side's output register when that side's semaphore select (\overline{SEM} , \overline{BEn}) and output enable (\overline{OE}) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the

subsequent read (see Table IV). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram




Figure 4. IDT70T653M Semaphore Logic


of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag LOW and the other side HIGH. This condition will continue until a one is written to the same semaphore request latch. If the opposite side semaphore request latch has been written to zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first request latch. The opposite side flag will now stay LOW until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

Timing Waveform of Sleep Mode^(1,2)



1. CE1 = VIH. 2. All timing is same for Left and Right ports.

Sleep Mode

The IDT70T653M is equipped with an optional sleep or low power mode on both ports. The sleep mode pin on both ports is active high. During normal operation, the ZZ pin is pulled low. When ZZ is pulled high, the port will enter sleep mode where it will meet lowest possible power conditions. The sleep mode timing diagram shows the modes of operation: Normal Operation, No Read/Write Allowed and Sleep Mode.

For a period of time prior to sleep mode and after recovering from sleep mode (tzzs and tzzr), new reads or writes are not allowed. If a write or read

operation occurs during these periods, the memory array may be corrupted. Validity of data out from the RAM cannot be guaranteed immediately after ZZ is asserted (prior to being in sleep).

During sleep mode the RAM automatically deselects itself. The RAM disconnects its internal buffer. All outputs will remain in high-Z state while in sleep mode. All inputs are allowed to toggle. The RAM will not be selected and will not perform any reads or writes.

JTAG Functionality and Configuration

The IDT70T653M is composed of two independent memory arrays, and thus cannot be treated as a single JTAG device in the scan chain. The two arrays (A and B) each have identical characteristics and commands but must be treated as separate entities in JTAG operations. Please refer to Figure 5.

JTAG signaling must be provided serially to each array and utilizes the information provided in the Identification Register Definitions, Scan

Register Sizes, and System Interface Parameter tables. Specifically, commands for Array B must precede those for Array A in any JTAG operations sent to the IDT70T653M. Please reference Application Note AN-411, "JTAG Testing of Multichip Modules" for specific instructions on performing JTAG testing on the IDT70T653M. AN-411 is available at www.idt.com.





Figure 5. JTAG Configuration for IDT70T653M

JTAG Timing Specifications



NOTES:

- 1. Device inputs = All device inputs except TDI, TMS, TCK and $\overline{\text{TRST}}$.
- 2. Device outputs = All device outputs except TDO.

JTAG AC Electrical Characteristics^(1,2,3,4,5)

			70T653M	
Symbol	Parameter	Min.	Max.	Units
tucyc	JTAG Clock Input Period	100	_	ns
tлсн	JTAG Clock HIGH	40	_	ns
tucL	JTAG Clock Low	40	_	ns
tur	JTAG Clock Rise Time		3 ⁽¹⁾	ns
tıF	JTAG Clock Fall Time		3 ⁽¹⁾	ns
turst	JTAG Reset	50	_	ns
tursr	JTAG Reset Recovery	50	_	ns
tuco	JTAG Data Output		25	ns
tudo	JTAG Data Output Hold	0	_	ns
tus	JTAG Setup	15	_	ns
tлн	JTAG Hold	15	_	ns

5679 tbl 20

- 1. Guaranteed by design.
- 2. 30pF loading on external output signals.
- 3. Refer to AC Electrical Test Conditions stated earlier in this document.
- JTAG operations occur at one speed (10MHz). The base device may run at any speed specified in this datasheet.
- 5. JTAG cannot be tested in sleep mode.

Identification Register Definitions

Instruction Field Array B	Value Array B	Instruction Field Array A	Value Array A	Description
Revision Number (31:28)	0x0	Revision Number (63:60)	0x0	Reserved for Version number
IDT Device ID (27:12)	0x33B	IDT Device ID (59:44)	0x33B	Defines IDT Part number
IDT JEDEC ID (11:1)	0x33	IDT JEDEC ID (43:33)	43:33) 0x33 Allows unique identification of devic	
ID Register Indicator Bit (Bit 0)	1	ID Register Indicator Bit (Bit 32)	1	Indicates the presence of an ID Register

5679 tbl 21

Scan Register Sizes

Register Name	Bit Size Array A	Bit Size Array B	Bit Size 70T653M
Instruction (IR)	4	4	8
Bypass (BYR)	1	1	2
Identification (IDR)	32	32	64
Boundary Scan (BSR)	Note (3)	Note (3)	Note (3)

5679 tbl 22


System Interface Parameters

Instruction	Code	Description
EXTEST	00000000	Forces contents of the boundary scan cells onto the device outputs ⁽¹⁾ . Places the boundary scan register (BSR) between TDI and TDO.
BYPASS	11111111	Places the bypass register (BYR) between TDI and TDO.
IDCODE	00100010	Loads the ID register (IDR) with the vendor ID code and places the register between TDI and TDO.
HIGHZ	01000100	Places the bypass register (BYR) between TDI and TDO. Forces all device output drivers to a High-Z state.
CLAMP	00110011	Uses BYR. Forces contents of the boundary scan cells onto the device outputs. Places the bypass register (BYR) between TDI and TDO.
SAMPLE/PRELOAD	00010001	Places the boundary scan register (BSR) between TDI and TDO. SAMPLE allows data from device inputs ⁽²⁾ and outputs ⁽¹⁾ to be captured in the boundary scan cells and shifted serially through TDO. PRELOAD allows data to be input serially into the boundary scan cells via the TDI.
RESERVED	All Other Codes	Several combinations are reserved. Do not use codes other than those identified above.

5679 tbl 23

- 1. Device outputs = All device outputs except TDO.
- 2. Device inputs = All device inputs except TDI, TMS, TCK and $\overline{\text{TRST}}$.
- 3. The Boundary Scan Descriptive Language (BSDL) file for this device is available on the IDT website (www.idt.com), or by contacting your local IDT sales representative.

Ordering Information



NOTE:

- 1. Contact your local sales office for industrial temp range for other speeds, packages and powers.
- 2. Green parts available. For specific speeds, packages and powers contact your local sales office.

Datasheet Document History:

10/08/03: Initial Datasheet

10/20/03: Page 1 Added "Includes JTAG functionality" to features

Page 13 Corrected tark to 1.5V/ns Min

09/28/04: Removed "Preliminary" status

Page 11 Updated Timing Waveform of Write Cycle No. 1, R/W Controlled Timing

Page 21 Added JTAG Configuration and JTAG Functionality descriptions

Page 1 & 24 Replaced old ® logo with the new TM logo

06/30/05: Page 1 Added green availability to features

Page 24 Added green indicator to ordering information

07/25/08: Page 7 Corrected a typo in the DC Chars table 01/19/09: Page 24 Removed "IDT" from orderable part number

06/15//15: Page 3 Removed the date from the BC256 pin configuration

Page 24 Added Tape and Reel indicators and added footnote annotations to the Ordering Information



CORPORATE HEADQUARTERS

6024 Silver Creek Valley Road San Jose, CA 95138 for SALES:

800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com

for Tech Support: 408-284-2794 DualPortHelp@idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.