

# HIGH-SPEED 3.3V 64/32K x 8 SYNCHRONOUS DUAL-PORT STATIC RAM


## IDT70V9089/79S/L

### Features:

- True Dual-Ported memory cells which allow simultaneous access of the same memory location
- High-speed clock to data access
  - Commercial: 6.5/7.5/9/12/15ns (max.)
  - Industrial: 12ns (max.)
- Low-power operation
  - IDT70V9089/79S
     Active: 429mW (typ.)
     Standby: 3.3mW (typ.)
  - IDT70V9089/79L
     Active: 429mW (typ.)
     Standby: 1.32mW (typ.)
- ◆ Flow-Through or Pipelined output mode on either port via the FT/PIPE pin

- Counter enable and reset features
- Dual chip enables allow for depth expansion without additional logic
- Full synchronous operation on both ports
  - 4ns setup to clock and 1ns hold on all control, data, and address inputs
  - Data input, address, and control registers
  - Fast 6.5ns clock to data out in the Pipelined output mode
  - Self-timed write allows fast cycle time
  - 10ns cycle time, 100MHz operation in the Pipelined output mode
- ◆ LVTTL- compatible, single 3.3V (±0.3V) power supply
- Industrial temperature range (-40°C to +85°C) is available for selected speeds
- Available in a 100 pin Thin Quad Flatpack (TQFP) package
- Green parts available, see ordering information

# Functional Block Diagram



### NOTE:

1. A<sub>15</sub>x is a NC for IDT70V9079.


**JULY 2014** 

## Description:

The IDT70V9089/79 is a high-speed 64/32K x 8 bit synchronous Dual-Port RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times.

With an input data register, the IDT70V9089/79 has been optimized for applications having unidirectional or bidirectional data flow in bursts. An automatic power down feature, controlled by  $\overline{\text{CE}}0$  and CE1, permits the on-chip circuitry of each port to enter a very low standby power mode. Fabricated using CMOS high-performance technology, these devices typically operate on only 429mW of power.

# Pin Configurations (2,3,4)



- 1. A<sub>15x</sub> is a NC for IDT70V9079.
- 2. All Vcc pins must be connected to power supply.
- 3. All GND pins must be connected to ground.
- 4. Package body is approximately 14mm x 14mm x 1.4mm.
- 5. This package code is used to reference the package diagram.
- 6. This text does not indicate orientation of the actual part-marking.

### Pin Names

Left Port	Right Port	Names		
CEOL, CE1L	CEOR, CE1R	Chip Enables		
$R/\overline{W}L$	R/WR	Read/Write Enable		
ŌĒL	<del>OE</del> R	Output Enable		
A0L - A15L <sup>(1)</sup>	A0R - A15R <sup>(1)</sup>	Address		
I/O0L - I/O7L	I/O0R - I/O7R	Data Input/Output		
CLKL	CLKR	Clock		
ĀDSL	<del>ADS</del> R	Address Strobe		
CNTENL	CNTENR	Counter Enable		
CNTRSTL	<u>CNTRST</u> R	Counter Reset		
FT/PIPEL	FT/PIPER	Flow-Through/Pipeline		
V	DD	Power (3.3V)		
V	SS	Ground (0V)		

3750 tbl 01

#### NOTE:

- 1. <u>A</u>15x is a <u>NC</u> for IDT70V9079.
- 2.  $\overline{LB}$  and  $\overline{UB}$  are single buffered regardless of state of  $\overline{FT}/PIPE$ .
- CEo and CE1 are single buffered when FT/PIPE = VIL, CEo and CE1 are double buffered when FT/PIPE = VIH, i.e. the signals take two cycles to deselect.
- 0 tbl 01

# Truth Table I—Read/Write and Enable Control<sup>(1,2,3)</sup>

ŌĒ	CLK	<u>C</u> E₀	CE <sub>1</sub>	R/₩	I/O <sub>0-7</sub>	Mode
Х	<b>↑</b>	Н	Χ	Χ	High-Z	Deselected - Power Down
Х	<b>↑</b>	Х	L	Х	High-Z	Deselected - Power Down
Х	<b>↑</b>	L	Н	L	DATAIN	Write
L	<b>↑</b>	L	Н	Н	DATAout	Read
Н	Х	L	Н	Χ	High-Z	Outputs Disabled

3750 tbl 02

### NOTES:

- 1. "H" =  $V_{IH}$ , "L" =  $V_{IL}$ , "X" = Don't Care.
- 2.  $\overline{ADS}$ ,  $\overline{CNTEN}$ ,  $\overline{CNTRST}$  = X.
- 3.  $\overline{\text{OE}}$  is an asynchronous input signal.

## Truth Table II—Address Counter Control (1,2,3)

External Address	Previous Internal Address	Internal Address Used	CLK	ĀDS	CNTEN	CNTRST	I/O <sup>(3)</sup>	MODE
An	X	An	↑	L <sup>(4)</sup>	X	Н		External Address Used
Х	An	An + 1	1	Н	L <sup>(5)</sup>	Н	Dvo(n+1)	Counter Enabled—Internal Address generation
Х	An + 1	An + 1	1	Н	Н	Н	Dvo(n+1)	External Address Blocked—Counter disabled (An + 1 reused)
X	Х	<b>A</b> 0	1	Χ	Х	L <sup>(4)</sup>	DI/O(0)	Counter Reset to Address 0

3750 tbl 03

- 1. "H" =  $V_{IH}$ , "L" =  $V_{IL}$ , "X" = Don't Care.
- 2.  $\overline{CE}_0$  and  $\overline{OE} = V_{IL}$ ; CE1 and  $R/\overline{W} = V_{IH}$ .
- 3. Outputs configured in Flow-Through Output mode: if outputs are in Pipelined mode the data out will be delayed by one cycle.
- 4. ADS and CNTRST are independent of all other signals including CEo and CE1.
- 5. The address counter advances if CNTEN = VIL on the rising edge of CLK, regardless of all other signals including CEo and CE1.

# Recommended Operating Temperature and Supply Voltage<sup>(1)</sup>

Grade	Ambient Temperature	GND	VDD
Commercial	0°C to +70°C	0V	3.3V <u>+</u> 0.3V
Industrial	-40°C to +85°C	0V	3.3V <u>+</u> 0.3V

### 3750 tbl 04

#### NOTES

1. This is the parameter Ta. This is the "instant on" case temperature.

# Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Мах.	Unit
VDD	Supply Voltage	3.0	3.3	3.6	٧
Vss	Ground	0	0	0	٧
ViH	Input High Voltage	2.2	_	$V_{DD} + 0.3V^{(1)}$	٧
VIL	Input Low Voltage	-0.3 <sup>(2)</sup>		0.8	V

#### 3750 thl 05

#### NOTES:

- 1. VTERM must not exceed VDD +0.3V.
- 2.  $VIL \ge -1.5V$  for pulse width less than 10ns.

# Absolute Maximum Ratings(1)

Symbol	Rating	Commercial & Industrial	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
TBIAS	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-65 to +150	٥C
TJN	Junction Temperature	+150	٥C
Іоит	DC Output Current	50	mA

3750 tbl 06

### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed VDD +0.3V for more than 25% of the cycle time or 10ns maximum, and is limited to  $\leq$  20mA for the period of VTERM  $\geq$  VDD + 0.3V.
- 3. Ambient Temperature Under Bias. Chip Deselected.

# Capacitance (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions <sup>(2)</sup>	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	9	pF
Соит <sup>(3)</sup>	Output Capacitance	Vout = 3dV	10	pF

3750 thl 07

- These parameters are determined by device characterization, but are not production tested.
- 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.
- 3. Cout also references CI/O.

# DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VDD = 3.3V ± 0.3V)

			70V9089/79S		70V90		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
lu	Input Leakage Current <sup>(1)</sup>	$V_{DD} = 3.3V$ , $V_{IN} = 0V$ to $V_{DD}$	_	10	_	5	μΑ
ILO	Output Leakage Current	CE0 = VIH or CE1 = VIL, VOUT = 0V to VDD	_	10	1	5	μΑ
Vol	Output Low Voltage	IOL = +4mA	_	0.4	_	0.4	V
Voh	Output High Voltage	IOH = -4mA	2.4	_	2.4	_	V

1. At VDD ≤ 2.0V input leakages are undefined.

# DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(6)</sup> (VDD = 3.3V ± 0.3V)

						89/79X6 I Only		89/79X7 I Only	70V908 Com'l		
Symbol	Parameter	Test Condition	Versi	on	Typ. <sup>(4)</sup>	Max.	Typ. <sup>(4)</sup>	Max.	Typ. <sup>(4)</sup>	Max.	Unit
Icc	Current	Outputs Disabled	COM'L	S L	220 220	395 350	200 200	335 290	180 180	260 225	mA
	(Both Ports Active)	$f = f_{MAX}^{(1)}$	IND	S L				1 1			
ISB1	Standby Current (Both Ports - TTL	$\overline{CE}L$ and $\overline{CE}R = VIH$ $f = fMAX^{(1)}$	COM'L	S L	70 70	145 130	60 60	115 100	50 50	75 65	mA
	Level Inputs)		IND	S L						_	
ISB2	(One Port - TTL		COM'L	S L	150 150	280 250	130 130	240 210	110 110	170 150	mA
	Level Inputs)		IND	S L						_	
ISB3	Full Standby Current (Both Ports -	Both Ports CER and CEL > VDD - 0.2V	COM'L	S L	1.0 0.4	5 3	1.0 0.4	5 3	1.0 0.4	5 3	mA
	CMOS Level Inputs)	$\begin{array}{l} \text{VIN} \geq \text{VDD} - 0.2 \text{V or} \\ \text{VIN} \leq 0.2 \text{V, f} = 0^{(2)} \end{array}$	IND	S L							
ISB4	ISB4 Full Standby Current (One Port - CMOS Level Inputs)	Port - $\overline{CE}^{"B"} \ge V_{DD} - 0.2V^{(5)}$	COM'L	S L	140 140	270 240	120 120	230 200	100 100	160 140	mA
		MOS Level Inputs) $ \begin{array}{c} V_{IN} \geq \overline{V}_{DD} \text{ - } 0.2V \text{ or} \\ V_{IN} \leq 0.2V, \text{ Active Port} \\ Outputs \text{ Disabled, f} = f_{MAX}^{(1)} \\ \end{array} $		S L	_		_	_		_	

3750 tbl 09a

3750 tbl 08

- 1. At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tcyc, using "AC TEST CONDITIONS" at input levels of GND to 3V.
- 2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.
- 3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 4. VDD = 3.3V, TA = 25°C for Typ, and are not production tested. Icc pc(f=0) = 90mA (Typ).
- 5.  $\overline{CE}x = VIL \text{ means } \overline{CE}0x = VIL \text{ and } CE1x = VIH$ 
  - $\overline{CE}x = VIH \text{ means } \overline{CE}OX = VIH \text{ or } CE1X = VIL$
  - $\overline{\text{CE}}\text{x} \leq 0.2 \text{V}$  means  $\overline{\text{CE}}\text{ox} \leq 0.2 \text{V}$  and  $\text{CE1x} \geq \text{V}\text{DD}$  0.2 V
  - $\overline{\text{CE}}$ x  $\geq$  Vdd 0.2V means  $\overline{\text{CE}}$ 0x  $\geq$  Vdd 0.2V or CE1x  $\leq$  0.2V
  - "X" represents "L" for left port or "R" for right port.
- 6. 'X' in part number indicates power rating (S or L).

# DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(6)</sup> (VDD = 3.3V ± 0.3V)(Cont'd)

						9/79X12 & Ind	70V9089 Com'l				
Symbol	Parameter	Test Condition	Version		Version		Typ. <sup>(4)</sup>	Max.	Typ. <sup>(4)</sup>	Max.	Unit
Icc	Dynamic Operating Current (Both Ports Active)	Outputs Disabled		S L	150 150	240 215	130 130	220 185	mA		
	(Bull Fulls Active)	I = IMAX <sup>(*)</sup>	IND	S L	— 150	— 215	_	_			
ISB1	Standby Current (Both Ports - TTL Level Inputs)	$\overline{CE}_L$ and $\overline{CE}_R = V_{IH}$ $f = f_{MAX}^{(1)}$	COM'L	S L	40 40	65 60	30 30	55 35	mA		
	Level inputs)		IND	S L	40	— 60	_				
ISB2	(One Port - TTL $\overline{CE}^{"B"} = VIH^{(3)}$		COM'L	S L	100 100	160 140	90 90	150 130	mA		
	Level inputs)	Active Port Outputs Disabled, f=fMAX <sup>(1)</sup>	IND	S L	100	— 150					
ISB3	Full Standby Current (Both Ports -	Both Ports $\overline{CE}_R$ and $\overline{CE}_L \ge V_{DD} - 0.2V$	COM'L	S L	1.0 0.4	5 3	1.0 0.4	5 3	mA		
	CMOS Level Inputs)		IND	S L	0.4	3					
ISB4	(One Port - CMOS Level Inputs) $\overline{CE^*B^*} \ge VDD - 0.2V^{(5)}$ $VIN \ge VDD - 0.2V$ or $VIN \le 0.2V$ , Active Port	$\overline{CE}$ "B" $\geq V$ DD - 0.2 $V^{(5)}$	COM'L	S L	90 90	150 130	80 80	140 120	mA		
			IND	S L	90	 140	_				

3750 tbl 09b

- 1. At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tcvc, using "AC TEST CONDITIONS" at input levels of GND to 3V.
- 2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.
- 3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 4. VDD = 3.3V, TA = 25°C for Typ, and are not production tested. Icc cc(f=0) = 90mA (Typ).
- 5.  $\overline{CEx}$  = VIL means  $\overline{CE}$ 0x = VIL and CE1x = VIH  $\overline{CEx}$  = VIH means  $\overline{CE}$ 0x = VIH or CE1x = VIL

  - $\overline{\text{CE}}x \leq 0.2 V$  means  $\overline{\text{CE}} \text{ox} \leq 0.2 V$  and  $\text{CE} \text{1}x \geq V \text{DD}$  0.2 V
  - $\overline{\text{CE}}\text{x} \ge \text{V}_{\text{DD}}$  0.2V means  $\overline{\text{CE}}_{\text{0}}\text{x} \ge \text{V}_{\text{DD}}$  0.2V or  $\text{CE}_{\text{1}}\text{x} \le 0.2\text{V}$
  - "X" represents "L" for left port or "R" for right port.
- 6. 'X' in part number indicates power rating (S or L).

# **AC Test Conditions**

Input Pulse Levels	GND to 3.0V
'	
Input Rise/Fall Times	3ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1,2 and 3

3750 tbl 10




Figure 1. AC Output Test load.

Figure 2. Output Test Load (For tcklz, tckHz, tolz, and toHz). \*Including scope and jig.




Figure 3. Typical Output Derating (Lumped Capacitive Load).

AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing) $^{(3,4)}$  (VDD = 3.3V ± 0.3, TA = 0°C to +70°C)

		70V90 Com	89/79X6 'I Only	70V908 Com'	39/79X7 I Only	70V9089/79X9 Com'l Only		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tcyc1	Clock Cycle Time (Flow-Through) <sup>(2)</sup>	19	_	22	_	25		ns
tcyc2	Clock Cycle Time (Pipelined) <sup>(2)</sup>	10	_	12	_	15	_	ns
tcH1	Clock High Time (Flow-Through) <sup>(2)</sup>	6.5	_	7.5	_	12		ns
tcl1	Clock Low Time (Flow-Through) <sup>(2)</sup>	6.5	_	7.5	_	12		ns
tcH2	Clock High Time (Pipelined) <sup>(2)</sup>	4	_	5		6		ns
tcl2	Clock Low Time (Pipelined) <sup>(2)</sup>	4	_	5	_	6		ns
tr	Clock Rise Time	_	3		3		3	ns
tr	Clock Fall Time	_	3		3	_	3	ns
tsa	Address Setup Time	3.5		4		4		ns
tha	Address Hold Time	0	_	0	_	1	_	ns
tsc	Chip Enable Setup Time	3.5	_	4	_	4		ns
tнс	Chip Enable Hold Time	0	_	0		1		ns
tsw	R/W Setup Time	3.5	_	4	_	4	_	ns
thw	R/W Hold Time	0	_	0	_	1	_	ns
tsd	Input Data Setup Time	3.5	_	4	_	4		ns
thd	Input Data Hold Time	0	_	0		1		ns
tsad	ADS Setup Time	3.5		4		4		ns
thad	ADS Hold Time	0		0		1		ns
tscn	CNTEN Setup Time	3.5		4		4		ns
thcn	CNTEN Hold Time	0	_	0	_	1		ns
tsrst	CNTRST Setup Time	3.5	_	4	_	4		ns
thrst	CNTRST Hold Time	0	_	0	_	1		ns
toe	Output Enable to Data Valid		6.5		7.5	_	9	ns
tolz	Output Enable to Output Low-Z <sup>(1)</sup>	2	_	2	_	2	_	ns
toнz	Output Enable to Output High-Z <sup>(1)</sup>	1	7	1	7	1	7	ns
tcd1	Clock to Data Valid (Flow-Through) <sup>(2)</sup>	_	15		18		20	ns
tcd2	Clock to Data Valid (Pipelined) <sup>(2)</sup>	_	6.5		7.5	_	9	ns
toc	Data Output Hold After Clock High	2	_	2		2		ns
tскнz	Clock High to Output High-Z <sup>(1)</sup>	2	9	2	9	2	9	ns
tcklz	Clock High to Output Low-Z <sup>(1)</sup>	2	_	2		2		ns
Port-to-Port D	Delay							
tcwdd	Write Port Clock High to Read Data Delay	_	24		28		35	ns
tccs	Clock-to-Clock Setup Time		9		10	_	15	ns

### 3750 tbl 11a

- Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
   This parameter is guaranteed by device characterization, but is not production tested.
- 2. The Pipelined output parameters (tcyc2, tcb2) apply to either or both left and right ports when FT/PIPE = VIH. Flow-through parameters (tcyc1, tcb1) apply when FT/PIPE = VIL for that port.
- 3. All input signals are synchronous with respect to the clock except for the asynchronous Output Enable (OE) and FT/PIPE. FT/PIPE should be treated as a DC signal, i.e. steady state during operation.
- 4. 'X' in part number indicates power rating (S or L).

# AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing) $^{(3,4)}$ (VDD = 3.3V ± 0.3)

	and write cycle rinning) (VI	70V908 Com'	70V9089/79X12 Com'l & Ind		70V908979X15 Com'l Only	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
tcyc1	Clock Cycle Time (Flow-Through) <sup>(2)</sup>	30		35		ns
tcyc2	Clock Cycle Time (Pipelined) <sup>(2)</sup>	20		25		ns
tcH1	Clock High Time (Flow-Through) <sup>(2)</sup>	12		12		ns
tcl1	Clock Low Time (Flow-Through) <sup>(2)</sup>	12		12		ns
tcH2	Clock High Time (Pipelined) <sup>(2)</sup>	8		10		ns
tCL2	Clock Low Time (Pipelined) <sup>(2)</sup>	8		10		ns
tr	Clock Rise Time		3		3	ns
tF	Clock Fall Time	_	3		3	ns
tsa	Address Setup Time	4		4		ns
tна	Address Hold Time	1		1		ns
tsc	Chip Enable Setup Time	4	_	4		ns
thc	Chip Enable Hold Time	1	_	1	_	ns
tsw	R/W Setup Time	4		4		ns
thw	R/W Hold Time	1	_	1	_	ns
tsd	Input Data Setup Time	4		4		ns
thd	Input Data Hold Time	1		1		ns
tsad	ADS Setup Time	4	_	4	_	ns
thad	ADS Hold Time	1	_	1	_	ns
tscn	CNTEN Setup Time	4		4		ns
thcn	CNTEN Hold Time	1		1		ns
tsrst	CNTRST Setup Time	4		4		ns
thrst	CNTRST Hold Time	1		1		ns
toe	Output Enable to Data Valid		12		15	ns
tolz	Output Enable to Output Low-Z <sup>(1)</sup>	2		2		ns
toнz	Output Enable to Output High-Z <sup>(1)</sup>	1	7	1	7	ns
tcD1	Clock to Data Valid (Flow-Through) <sup>(2)</sup>		25		30	ns
tCD2	Clock to Data Valid (Pipelined) <sup>(2)</sup>		12		15	ns
toc	Data Output Hold After Clock High				ns	
tckHz	Clock High to Output High-Z <sup>(1)</sup>	2	9	2	<del>                                      </del>	
tcklz	Clock High to Output Low-Z <sup>(1)</sup>	2		2		ns
Port-to-Port [	<u> </u>		<u> </u>			
tcwdd						
tccs	Clock-to-Clock Setup Time		15		20	ns

**NOTES** 

3750 tbl 11b


Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
 This parameter is guaranteed by device characterization, but is not production tested.

<sup>2.</sup> The Pipelined output parameters (tcyc2, tcb2) apply to either or both left and right ports when FT/PIPE = VIH. Flow-through parameters (tcyc1, tcb1) apply when FT/PIPE = VIL for that port.


<sup>3.</sup> All input signals are synchronous with respect to the clock except for the asynchronous Output Enable (OE) and FT/PIPE. FT/PIPE should be treated as a DC signal, i.e. steady state during operation.

<sup>4. &#</sup>x27;X' in part number indicates power rating (S or L).

# Timing Waveform of Read Cycle for Flow-Through Output $(\mathbf{FT}/PIPE"x" = VIL)^{(3,6)}$




Timing Waveform of Read Cycle for Pipelined Output  $(\overline{\textbf{FT}}/PIPE"x" = VIH)^{(3,6)}$ 




- NOTES:
- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2.  $\overline{\text{OE}}$  is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
- 3.  $\overline{ADS} = VIL \text{ and } \overline{CNTRST} = VIH.$
- 4. The output is disabled (High-impedance state) by  $\overline{\text{CE}}_0 = \text{V}_{\text{IH}}$  or  $\text{CE}_1 = \text{V}_{\text{IL}}$  following the next rising edge of clock. Refer to Truth Table 1.
- 5. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 6. "x" denotes Left or Right port. The diagram is with respect to that port.

# Timing Waveform of a Bank Select Pipelined Read (1,2)




# Timing Waveform of a Bank Select Flow-Through Read<sup>(6)</sup>




- 1. B1 Represents Bank #1; B2 Represents Bank #2. Each Bank consists of one IDT70V9089/79 for this waveform, and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.
- 2.  $\overline{\text{OE}}$  and  $\overline{\text{ADS}}$  = VIL;  $\overline{\text{CE1(B1)}}$ ,  $\overline{\text{CE1(B2)}}$ ,  $\overline{\text{R/W}}$  and  $\overline{\overline{\text{CNTRST}}}$  = VIH.
- 3. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 4.  $\overline{\text{CE}}_0$  and  $\overline{\text{ADS}} = \text{ViL}$ ; CE1 and  $\overline{\text{CNTRST}} = \text{ViH}$ .
- 5.  $\overline{OE}$  = V<sub>IL</sub> for the Right Port, which is being read from.  $\overline{OE}$  = V<sub>IH</sub> for the Left Port, which is being written to.
- 6. If tccs ≤ maximum specified, then data from right port READ is not valid until the maximum specified for tcwpp.
  If tccs > maximum specified, then data from right port READ is not valid until tccs + tcp1. tcwpp does not apply in this case.

# Timing Waveform Port-to-Port Flow-Through Read<sup>(1,2,3,5)</sup>




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2.  $\overline{\text{CE}}_0$  and  $\overline{\text{ADS}} = \text{Vil.}$ ; CE1 and  $\overline{\text{CNTRST}} = \text{ViH.}$
- 3.  $\overline{OE}$  = V<sub>IL</sub> for the Port "B", which is being read from.  $\overline{OE}$  = V<sub>IH</sub> for the Port "A", which is being written to.
- 4. If tccs ≤ maximum specified, then data from right port READ is not valid until the maximum specified for tcwbb.
  If tccs > maximum specified, then data from right port READ is not valid until tccs + tcb1. tcwbb does not apply in this case.
- 5. All timing is the same for both left and right ports. Port "A" may be either left or right port. Port "B" is the opposite of Port "A".

Timing Waveform of Pipelined Read-to-Write-to-Read (**OE** = VIL)(3)




# Timing Waveform of Pipelined Read-to-Write-to-Read (**OE** Controlled)(3)




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 3.  $\overline{\text{CE}}_0$  and  $\overline{\text{ADS}} = \text{ViL}$ ; CE1 and  $\overline{\text{CNTRST}} = \text{ViH}$ .
- Addresses do not have to be accessed sequentially since ADS = Vil constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

# Timing Waveform of Flow-Through Read-to-Write-to-Read (**OE** = VIL)(3)




# Timing Waveform of Flow-Through Read-to-Write-to-Read (**OE** Controlled)<sup>(3)</sup>




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 3.  $\overline{\text{CE}}_0$  and  $\overline{\text{ADS}} = \text{ViL}$ ; CE1 and  $\overline{\text{CNTRST}} = \text{ViH}$ .
- Addresses do not have to be accessed sequentially since ADS = Vil constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

# Timing Waveform of Pipelined Read with Address Counter Advance<sup>(1)</sup>




# Timing Waveform of Flow-Through Counter Read with Address Counter Advance<sup>(1)</sup>




- 1.  $\overline{CE}_0$  and  $\overline{OE} = V_{IL}$ ; CE1, R/ $\overline{W}$ , and  $\overline{CNTRST} = V_{IH}$ .
- 2. If there is no address change via  $\overline{ADS} = VIL$  (loading a new address) or  $\overline{CNTEN} = VIL$  (advancing the address), i.e.  $\overline{ADS} = VIH$  and  $\overline{CNTEN} = VIH$ , then the data output remains constant for subsequent clocks.

# Timing Waveform of Write with Address Counter Advance (Flow-Through or Pipelined Outputs)<sup>(1)</sup>



# Timing Waveform of Counter Reset (Pipelined Outputs)(2)



### NOTES

3750 drw 17

- 1.  $\overline{\text{CE}}_0$  and  $R/\overline{W} = \text{ViL}$ ; CE1 and  $\overline{\text{CNTRST}} = \text{ViH}$ .
- CE0 = VIL; CE1 = VIH.
- 3. The "Internal Address" is equal to the "External Address" when  $\overline{ADS} = VIL$  and equals the counter output when  $\overline{ADS} = VIH$ .
- 4. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 6. No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset. ADDR0 will be accessed. Extra cycles are shown here simply for clarification.
- 7. CNTEN = VIL advances Internal Address from 'An' to 'An +1'. The transition shown indicates the time required for the counter to advance. The 'An +1' address is written to during this cycle.

# **Functional Description**

The IDT70V9089/79 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide minimal set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal, however, the self-timed internal write pulse is independent of the LOW to HIGH transition of the clock signal.


An asynchronous output enable is provided to ease asynchronous bus interfacing. Counter enable inputs are also provided to stall the operation of the counter registers for fast interleaved memory applications.

AHIGH on  $\overline{\text{CE}}$ oor a LOW on CE1 for one clock cycle will power down the internal circuitry to reduce static power consumption. Multiple chip enables allow easier banking of multiple IDT70V9089/79's for depth expansion configurations. When the Pipelined output mode is enabled, two cycles are required with  $\overline{\text{CE}}$ o LOW and CE1 HIGH to re-activate the outputs.

# Depth and Width Expansion

The IDT70V9089/79 features dual chip enables (refer to Truth Table I) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the various chip enables in order to expand two devices in depth.


The IDT70V9089/79 can also be used in applications requiring expanded width, as indicated in Figure 4. Since the banks are allocated at the discretion of the user, the external controller can be set up to drive the input signals for the various devices as required to allow for 16-bit or wider applications.



### NOTE:

1. A16 is for IDT70V9089. A15 is for IDT70V9079.

# Ordering Information



#### NOTE:

1. Green parts available. For specific speeds, packages and powers contact your sales office.

# Ordering Information for Flow-through Devices

Old Flow-through Part	New Combined Part			
70V908S/L25	70V9089S/L12			
70V908S/L30	70V9089S/L15			

3750 tbl 12

Old Flow-through Part	New Combined Part			
70V907S/L25	70V9079S/L12			
70V907S/L30	70V9079S/L15			

3750 tbl 13

### IDT Clock Solution for IDT70V9089/79 Dual-Port

	1BT GIGGREGOLATION IBTTO VYGO 717 Y Baart Gre								
IDT Dual-Port Part Number	Dual-Port I/O Specitications		Clock Specifications				IDT	IDT	
		Voltage	I/O	Input Capacitance	Input Duty Cycle Requirement	Maximum Frequency	Jitter Tolerance	PLL Clock Device	Non-PLL Clock Device
	70V9089/79	3.3	LVTTL	9pF	40%	100	150ps	2305 2308 2309	49FCT3805 49FCT3805D/E 74FCT3807 74FCT3807D/E

3750 tbl 14

# D

Datashe	et Docume	ent History
01/18/99:		Initiated datasheet document history
		Converted to newformat
		Cosmetic and typographical corrections
		Added additional notes to pin configurations
	Page 14	Added Depth and Width Expansion section.
06/11/99:	Page 3	Deleted note 6 for Table II
11/12/99:	· ·	Replaced IDT logo
03/31/00:		Combined Pipelined 70V9089 family and Flow-through 70V908 family offerings into one data sheet
		Changed ±200mV in waveform notes to 0mV
		Added corresponding part chart with ordering information
01/10/01:	Page 3	Changed information in Truth Table II
	Page 4	Increased storage temperature parameters
	-	Clarified Taparameter Clarified Taparameter
	Page 5	DC Electrical parameters-changed wording from "open" to "disabled"
	-	Removed Preliminary Status
01/15/04:		Consolidated multiple devices into one datasheet
		Changed naming conventions from Vcc to Vdd and from GND to Vss
		Removed I-temp footnote from tables
	Page 2	Added date revision to pin configuration
	Page 4	Added JunctionTemperature to Absolute Maximum Ratings Table
		Added Ambient Temperature footnote
	Page 5	Added I-temp numbers for 9ns speed to the DC Electrical Characteristics Table
		Added 6ns & 7ns speeds DC power numbers to the DC Electrical Characteristics Table
	Page 7	Added I-temp for 9ns speed to AC Electrical Characteristics Table
		Added 6ns & 7ns speeds AC timing numbers to the AC Electrical Characteristics Table
	Page 16	Added 6ns & 7ns speeds grade and 9ns I-temp to ordering information
		Added IDT Clock Solution Table
	Pages 1 & 17	Replaced ® IDT logo with тм new logo
05/11/04:	Pages 1 & 19	Added 7ns speed grade to ordering information
	Page 5	Added 7ns speed DC power numbers to the DC Electrical Characteristics Table
	Page 8	Added 7ns speed AC timing numbers to the AC Electrical Characteristics Table
12/01/05:	Page 1	Added green parts availability to features
	Page 18	Added green indicator to ordering information
01/19/09:	Page 18	Removed "IDT" from orderable part number
07/26/10:	Page 8	In order to correct the header notes of the AC Elect Chars Table and align them with the Industrial temprange
		values located in the table, the commercial TA header note has been removed
	Pages 10-14	In order to correct the footnotes of timing diagrams, <u>CNTEN</u> has been removed to reconcile the footnotes with the <u>CNTEN</u> logic definition found in Truth Table II - Address Counter Control
07/15/14:	Page 1	Replaced Industrial 9ns with 12ns. Replaced Low Power Operation Standby from 600mW (typ) to
	Domo 1	1.32mW (typ) in the Features
	Page 2	Corrected some text typos
	Page 5	Removed the 9ns Industrial temp power values for the S & L offering in the DC Elec Chars table
	Page 6	Added the 12ns Industrial temp power value for the L offering in the DC Elec Chars table
	Pages 8 & 9	Updated the column headings of the AC Elec Chars table to indicate the Commercial and Industrial speed grade offerings
	Page 18	Updated all the Commercial and Industrial speed grade offerings and added
	Ü	Tape & Reel to Ordering Information
	Page 2 & 18	The label PN100-1 changed to PN100 to match the standard package code
	Page 18	Corrected Old Flow-through Part number in table 13 to 70V907S/L25 & L30



### **CORPORATE HEADQUARTERS**

6024 Silver Creek Valley Road San Jose, CA 95138

### for SALES:

800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com

for Tech Support: 408-284-2794 DualPortHelp@idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.