

Stratix V GX FPGA Development Kit

User Guide



101 Innovation Drive San Jose, CA 95134 www.altera.com

UG-01103-1.4





© 2014 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability or



Contents



Chapter 1. About This Kit	
Kit Features	1–1
Hardware	1–1
Software	1–2
Quartus II Software	1–2
Stratix V GX FPGA Development Kit Installer	1–3
Chapter 2. Getting Started	
Before You Begin	2–1
Inspect the Board	2–1
References	2–2
Chapter 3. Software Installation	
Installing the Quartus II Subscription Edition Software	3–1
Activating Your License	3–1
Installing the Stratix V GX FPGA Development Kit	3–2
Installing the USB-Blaster II Driver	3–3
Chapter 4. Development Board Setup	
Setting Up the Board	4–1
Factory Default Switch Settings	
Chapter 5. Board Update Portal	
Connecting to the Board Update Portal Web Page	5–1
Using the Board Update Portal to Update User Designs	
Chapter 6. Board Test System	
Preparing the Board	6–2
Running the Board Test System	
Using the Board Test System	
The Configure Menu	
The System Info Tab	
Board Information	
MAX V Registers	
JTAG Chain	
Qsys Memory Map	
The GPIO Tab	
Character LCD	
User DIP Switches	
User LEDs	
Push Button Switches	
The Flash Tab	
Read	
Write	
Random Test	
CFI Query	
Increment Test	
Reset	6_8

iv Contents

Erase	
Flash Memory Map	
The DDR3 Tab	
Start	
Stop	
Performance Indicators	
Error Control	
Number of Addresses to Write and Read	
Data Type	
Read and Write Control	
The QDRII+ Tab	
Start	
Stop	
Performance Indicators	
Error Control	
Number of Addresses to Write and Read	
Data Type	
The XCVR1 Tab	
Status	
Port	
PMA Setting	
Data Type	
Error Control	6–15
Start	6–15
Stop	6–15
Performance Indicators	6–15
The XCVR2 Tab	6–16
Status	6–16
Port	6–17
PMA Setting	6–17
Data Type	
Error Control	
Start	
Stop	
Performance Indicators	
The XCVR3 Tab	
Status	
Port	
PMA Setting	
Data Type	
Error Control	
Start	
Stop	
Performance Indicators	
The Power Monitor	
General Information	
Temperature Information	
Power Information	
Power Graph	
Graph Settings	
Reset	
The Clock Control	
Read	
Default	6–25

Contents

Set New Frequency Configuring the FPGA Using the Quartus II Programmer Before Configuring Configuring the FPGA	
Appendix A. Programming the Flash Memory Device	
CFI Flash Memory Map	A-1
Preparing Design Files for Flash Programming	
Creating Flash Files Using the Nios II EDS	
Programming Flash Memory Using the Board Update Portal	
Programming Flash Memory Using the Nios II EDS	A–2
Restoring the Flash Device to the Factory Settings	A-3
Restoring the MAX V CPLD to the Factory Settings	
Additional Information	
Document Revision History	Info–1
How to Contact Altera	Info–1
Typographic Conventions	

vi Contents

1. About This Kit



The Altera® Stratix® V GX FPGA Development Kit is a complete design environment that includes both the hardware and software you need to develop Stratix V GX FPGA designs. The following list describes what you can accomplish with the kit:

- Test signal quality of the FPGA transceiver I/Os (10 Gbps+).
- Develop and test PCI Express[®] (PCIe) 3.0 designs.
- Develop and test memory subsystems consisting of SyncFlash, DDR3, and QDRII+.
- Develop and test SDI with the embedded 75-ohm 3G SDI transceivers.
- Develop embedded designs utilizing the Nios[®] II processor and external memory.
- Develop and test network designs utilizing Triple Speed Ethernet MegaCore[®] and external RJ-45 jack.
- Develop and test optical networking designs using
 - 10G and 40G Ethernet MAC MegaCores.
 - Quad small form factor pluggable (QSFP) optical interface.
- Take advantage of the modular and scalable design by using the high-speed mezzanine card (HSMC) connectors to interface to over 40 different HSMCs provided by Altera partners, supporting protocols such as Serial RapidIO[®], 10 Gigabit Ethernet, SONET, Common Public Radio Interface (CPRI), Open Base Station Architecture Initiative (OBSAI) and others.
- Measure the FPGA's power consumption.
- Control twelve different programmable clock oscillators using the Clock Control GUI.

Kit Features

This section briefly describes the Stratix V GX FPGA Development Kit contents.

Hardware

The Stratix V GX FPGA Development Kit includes the following hardware:

- Stratix V GX FPGA development board—A development platform that allows you to develop and prototype hardware designs running on the Stratix V GX FPGA.
 - For detailed information about the board components and interfaces, refer to the *Stratix V GX FPGA Development Board Reference Manual*.
- HSMC loopback board—A daughtercard that allows for loopback testing all signals on the HSMC interface using the Board Test System.

1–2 Chapter 1: About This Kit
Kit Features

■ Power supply and cables—The kit includes the following items:

- Power supply and AC adapters for North America/Japan, Europe, and the United Kingdom
- Standard USB A to micro-USB cable
- Ethernet cable
- 75 Ω SMB video cable

Software

The software for this kit, described in the following sections, is available on the Altera website for immediate downloading. You can also request to have Altera mail the software to you on DVDs.

Quartus II Software


Your kit includes a license for the Development Kit Edition (DKE) of the Quartus II software (Windows platform only). For one year, this license entitles you to most of the features of the Subscription Edition (excluding the IP Base Suite).



After the year, your DKE license will no longer be valid and you will not be permitted to use this version of the Quartus II software. To continue using the Quartus II software, you should download the free Quartus II Web edition or purchase a subscription to Quartus II software. For more information, refer to the Design Software page of the Altera website.

The Quartus II Development Kit Edition (DKE) software includes the following items:

- Quartus II Software—The Quartus II software, including the Qsys system integration tool, provides a comprehensive environment for network on a chip (NoC) design. The Quartus II software integrates into nearly any design environment and provides interfaces to industry-standard EDA tools.
- MegaCore® IP Library—A library that contains Altera IP MegaCore functions. You can evaluate MegaCore functions by using the OpenCore Plus feature to do the following:
 - Simulate behavior of a MegaCore function within your system.
 - Verify the functionality of your design, and quickly and easily evaluate its size and speed.
 - Generate time-limited device programming files for designs that include MegaCore functions.
 - Program a device and verify your design in hardware.



For more information about OpenCore Plus, refer to AN 320: OpenCore Plus Evaluation of Megafunctions.

■ Nios[®] II Embedded Design Suite (EDS)—A full-featured set of tools that allows you to develop embedded software for the Nios II processor that you can include in your Altera FPGA designs.

Stratix V GX FPGA Development Kit Installer

The license-free Stratix V GX FPGA Development Kit installer includes all the documentation and design examples for the kit.

For information on installing the Development Kit Installer, refer to "Software Installation" on page 3–1.

1–4 Chapter 1: About This Kit
Kit Features

2. Getting Started



The remaining chapters in this user guide lead you through the following Stratix V GX FPGA development board setup steps:

- Inspecting the contents of the kit
- Installing the design and kit software
- Setting up, powering up, and verifying correct operation of the FPGA development board
- Configuring the Stratix V GX FPGA
- Running the Board Test System designs
- For complete information about the FPGA development board, refer to the *Stratix V GX FPGA Development Board Reference Manual*.

Before You Begin

Before using the kit or installing the software, check the kit contents and inspect the board to verify that you received all of the items listed in "Kit Features" on page 1–1. If any of the items are missing, contact Altera before you proceed.

Inspect the Board


To inspect the board, perform the following steps:

1. Place the board on an anti-static surface and inspect it to ensure that it has not been damaged during shipment.



Without proper anti-static handling, you can damage the board.

2. Verify that all components are on the board and appear intact.



For more information about power consumption and thermal modeling, refer to *AN 358: Thermal Management for FPGAs*.

2–2 Chapter 2: Getting Started
References

References

Use the following links to check the Altera website for other related information:

- For the latest board design files and reference designs, refer to the Stratix V GX FPGA Development Kit page.
- For additional daughter cards available for purchase, refer to the Development Board Daughtercards page.
- For the Stratix V GX device documentation, refer to the Literature: Stratix V Devices page.
- To purchase devices from the eStore, refer to the Devices page.
- For Stratix V GX OrCAD symbols, refer to the Capture CIS Symbols page.
- For Nios II 32-bit embedded processor solutions, refer to the Embedded Processing page.

3. Software Installation



This chapter explains how to install the following software:

- Quartus II Subscription Edition Software
- Stratix V GX FPGA Development Kit
- USB-Blaster[™] II driver

Installing the Quartus II Subscription Edition Software

Included in the Quartus II Subscription Edition Software are the Quartus II software (including Qsys), the Nios II EDS, and the MegaCore IP Library. To install the Altera development tools, perform the following steps:

- Download the Quartus II Subscription Edition Software from the Quartus II Subscription Edition Software page of the Altera website. Alternatively, you can request a DVD from the Altera IP and Software DVD Request Form page of the Altera website.
- 2. Follow the on-screen instructions to complete the installation process.
- If you have difficulty installing the Quartus II software, refer to *Altera Software Installation and Licensing Manual*.

Activating Your License

Purchasing this kit entitles you to a one-year license for the Development Kit Edition (DKE) of the Quartus II software.



After the year, your DKE license will no longer be valid and you will not be permitted to use this version of the Quartus II software. To continue using the Quartus II software, you should download the free Quartus II Web Edition or purchase a subscription to Quartus II software.

Before using the Quartus II software, you must activate your license, identify specific users and computers, and obtain and install a license file.

If you already have a licensed version of the subscription edition, you can use that license file with this kit. If not, follow these steps:

- 1. Log on at the myAltera Account Sign In web page, and click **Sign In**.
- 2. On the myAltera Home web page, click the *Self-Service Licensing Center* link.
- 3. Locate the serial number printed on the side of the development kit box below the bottom bar code.
 - The number consists of alphanumeric characters and does not contain hyphens: for example, *5xxxSoCxxxxxxx*.
- 4. On the Self-Service Licensing Center web page, click the *Find it with your License Activation Code* link.

- 5. In the **Find/Activate Products** dialog box, enter your development kit serial number and click **Search**.
- 6. When your product appears, turn on the check box next to the product name.
- 7. Click **Activate Selected Products**, and click **Close**.
- 8. When licensing is complete, Altera emails a **license.dat** file to you. Store the file on your computer and use the **License Setup** page of the **Options** dialog box in the Quartus II software to enable the software.

To license the Quartus II software, you need your computer's network interface card (NIC) ID, a number that uniquely identifies your computer. On the computer you use to run the Quartus II software, type <code>ipconfig/all</code> at a command prompt to determine the NIC ID. Your NIC ID is the 12-digit hexadecimal number on the **Physical Address** line.



For complete licensing details, refer to Altera Software Installation and Licensing Manual.

Installing the Stratix V GX FPGA Development Kit

Perform the following steps:

- 1. Download the Stratix V GX FPGA Development Kit installer from the Stratix V GX FPGA Development Kit page of the Altera website. Alternatively, you can request a development kit DVD from the Altera Kit Installations DVD Request Form page of the Altera website.
- 2. Start the Stratix V GX FPGA Development Kit installer .exe, or unzip the installation image for Linux.
- 3. Follow the on-screen instructions to complete the installation process. Choose an installation directory in the same relative location to the Quartus II software installation.

The installation program creates the Stratix V GX FPGA Development Kit directory structure shown in Figure 3–1.

Figure 3–1. Stratix V GX FPGA Development Kit Installed Directory Structure (1)



Note to Figure 3-1:

(1) Early-release versions might have slightly different directory names.

Table 3–1 lists the file directory names and a description of their contents.

Table 3-1. Installed Directory Contents

Directory Name	Description of Contents		
board_design_files	Contains schematic, layout, assembly, and bill of material board design files. Use these files as a starting point for a new prototype board design.		
demos	Contains demonstration applications when available.		
documents	Contains the kit documentation.		
examples	Contains the sample design files for the Stratix V GX FPGA Development Kit.		
factory_recovery Contains the original data programmed onto the board before shipment. Use this data the board with its original factory contents.			

Installing the USB-Blaster II Driver

The Stratix V GX FPGA development board includes integrated On-Board USB-Blaster II circuitry for FPGA programming. However, for the host computer and board to communicate, you must install the USB-Blaster II driver on the host computer.



Installation instructions for the USB-Blaster II driver for your operating system are available on the Altera website. On the Altera Programming Cable Driver Information page of the Altera website, locate the table entry for your configuration and click the link to access the instructions.

4. Development Board Setup



Setting Up the Board

To prepare and apply power to the board, perform the following steps:

- 1. The Stratix V GX FPGA development board ships with its board switches preconfigured to support the design examples in the kit. If you suspect your board might not be currently configured with the default settings, follow the instructions in "Factory Default Switch Settings" on page 4–1 to return the board to its factory settings before proceeding.
- 2. The FPGA development board ships with design examples stored in the flash memory device. Verify the DIP switch SW5.3 is set to the off position to load the design stored in the factory portion of flash memory. Figure 4–2 shows the DIP switch location on the back of the Stratix V GX FPGA development board.
- 3. Verify that the HSMC card is installed on port A (connector J1) of the board.
- 4. Verify that the HSMC card is installed on port B (connector J2) of the board.
- 5. Ensure that the power switch SW2 is in the off position.
- 6. Connect the Power Adpater +19 V, 6.32 A to the DC Power Jack (J4) on the FPGA board and plug the cord into a power outlet.



Use only the supplied power supply. Power regulation circuitry on the board can be damaged by power supplies with greater voltage.

7. Set the POWER switch (SW2) to the on position. When power is supplied to the board, Power blue LED (D24) illuminates, indicating that the board has power.

The MAX V device on the board contains (among other things) a parallel flash loader (PFL) megafunction. When the board powers up, the PFL reads a design from flash memory and configures the FPGA. The DIP switch SW5.3 controls which design to load. When the switch is in the off position, the PFL loads the design from the factory portion of flash memory.



The kit includes a MAX V design which contains the MAX V PFL megafunction. The design resides in the *<install*

dir>\kits\stratixVGX_5sgxea7kf40_fpga\examples\max5 directory.

When configuration is complete, the Config Done LED (D17) illuminates, signaling that the Stratix V GX device configured successfully.



For more information about the PFL megafunction, refer to AN 386: Parallel Flash Loader Megafunction User Guide.

Factory Default Switch Settings

This section shows the factory switch settings for the Stratix V GX FPGA development board.

Figure 4–1 shows the switch locations and the default position of each switch on the top side of the board.

Figure 4-1. Switch Locations and Default Settings on the Board Top





Figure 4–2 shows the switch locations and the default position of each switch on the bottom side of the board.

Figure 4–2. Switch Locations and Default Settings on the Board Bottom



To restore the switches to their factory default settings, perform the following steps:

1. Set jumper block (J8) to match Table 4–1 and Figure 4–1. Not installing any jumpers (default) = 2.5 V.

Table 4-1. J8 Jumper Block (1)

Jumper HSMB VCCIO		Position
Pins 1-2	1.8 V	Not Installed
Pins 3-4	1.5 V	Not installed
Pins 5-6	1.2 V	Not installed

Note to Table 4-1:

(1) Adding a single jumper between the pins sets the voltage as described in the table. Install only one jumper location at a time. 2. Set the DIP switch bank (SW3) to match Table 4–2 and Figure 4–2.

Table 4–2. SW3 JTAG DIP Switch Settings (1)

Switc h	Board Label	Function	Default Position
		Switch 1 has the following options:	
1 MAX	MAX_JTAG_EN	When on (0), removes the MAX V system controller in the JTAG chain.	Off
		When off (1), includes the MAX V system controller from the JTAG chain.	
		Switch 2 has the following options:	
2 HSMA_JTAG_EN	HSMA_JTAG_EN	■ When on (0), removes the HSMC Port A in the JTAG chain.	On
		When off (1), includes the HSMC Port A from the JTAG chain.	
3 HSMB_JTAG_EN		Switch 3 has the following options:	
	HSMB_JTAG_EN	When on (0), removes the HSMC Port B in the JTAG chain.	On
		When off (1), includes the HSMC Port B from the JTAG chain.	
4 PCII		Switch 4 has the following options:	
	PCIE_JTAG_EN	When on (0), removes the PCI Express Edge connector from the JTAG chain.	On
		When off (1), includes the PCI Express Edge connector in the JTAG chain.	

Note to Table 4-2:

⁽¹⁾ If you plug in an external USB-Blaster cable to the JTAG header (J10), the On Board USB-Blaster II is disabled. The JTAG chain is normally mastered by the on-board USB-Blaster II.



For details on the JTAG chain, refer to the *Stratix V GX FPGA Development Board Reference Manual*.

3. Set DIP switch bank (SW4) to match Table 4–3 and Figure 4–2.

Table 4-3. SW4 MSEL DIP Switch Settings (1)

Switch	Board Label	Function	Default Position
1	MSEL0	Configuration Setting 0	On (0)
2	MSEL1	Configuration Setting 1	On (0)
3	MSEL2	Configuration Setting 2	On (0)
4	MSEL3	Configuration Setting 3	Off (1)
5	MSEL4	Configuration Setting 4	On (0)
6	_	_	On (0)

Note to: Table 4-3

⁽¹⁾ Set MSEL[4:0] to valid configuration schemes as listed in the *Stratix V Device Handbook*.

4. Set DIP switch bank (SW5) to match Table 4–4 and Figure 4–2.



If you use an external USB Blaster, Altera recommends that you disable the power-up configuration of the FPGA by changing the MSEL(4:0) DIP switch (SW4) from 01000 to 11000. This will prevent power-up FPGA configuration from flash in the default FPPx32 mode. The On-Board USB-Blaster II is disabled when you plug in an external USB Blaster, which prevents the JTAG FACTORY command from being sent to disable the security mode JTAG lockout prior to configuring the Stratix V. The On-Board USB-Blaster II issues the JTAG FACTORY command when the SECURITY switch (SW5.4) is set to 1. For more information on the *Stratix V ES JTAG Port Access Limitation After Configuration*, refer to *Errata Sheet and Guidelines for Stratix V ES Devices*.

Table 4-4. SW5 DIP Switch Settings

Switc h	Board Label	Function	Default Position
1 CLK_SEL		Switch 1 has the following options:	
	CLK SEL	When on (0), the SMA input clock is selected.	Off
	OLK_OLL	When off (1), the programmable oscillator clock is selected.	011
		Switch 2 has the following options:	
2 CLK_EN (1)	CLK_EN (1)	■ When on (0), the on-board oscillator is enabled.	On
		■ When off (1), the on-board oscillator is disabled.	
3 FACTORY (1)		Switch 3 has the following options:	
	When on (0), loads the user design from flash at power up.	Off	
		When off (1), loads the factory design from flash at power up.	
4	SECURITY (1)	Switch 4 has the following options:	
		When on (0), does not send factory command at power up.	Off
		■ When off (1), sends factory command at power up.	

Note to Table 4-4:

⁽¹⁾ Functionality of the CLK_EN, FACTORY and SECURITY settings are dependent on the MAX V system controller CPLD. In order to function properly, the MAX V CPLD must be programmed with the required MAX V design.

5. Set DIP switch bank (SW6) to match Table 4–5 and Figure 4–2.

Table 4-5. SW6 DIP Switch Settings

Switc h	Board Label	Function			
1 PCIE_PRSNT2 n_x1		Switch 1 has the following options:			
	■ When on (0), x1 presence detect is enabled.	On			
	11_X1	■ When off (1), x1 presence detect is disabled.			
2 PCIE_PRSNT2 n_x4	Switch 2 has the following options:				
	■ When on (0), x4 presence detect is enabled.	On			
	11_X-1	■ When off (1), x4 presence detect is disabled.			
3 PCIE_PRSNT2 n_x8	Switch 3 has the following options:				
	_	■ When on (0), x8 presence detect is enabled.	On		
		■ When off (1), x8 presence detect is disabled.			
4	_	_	Off		



For more information about the FPGA board settings, refer to the *Stratix V GX FPGA* Development Board Reference Manual.

5. Board Update Portal



The Stratix V GX FPGA Development Kit ships with the Board Update Portal design example stored in the factory portion of the flash memory on the board. The design consists of a Nios II embedded processor, an Ethernet MAC, and an HTML web server.

When you power up the board with the DIP switch SW5.3 in the off position, the Stratix V GX FPGA configures with the Board Update Portal design example. The design can obtain an IP address from any DHCP server and serve a web page from the flash on your board to any host computer on the same network. The web page allows you to upload new FPGA designs to the user hardware 1 portion of flash memory and provides links to useful information on the Altera website, including kit-specific links and design resources.



After successfully updating the user hardware 1 flash memory, you can load the your design from flash memory into the FPGA. To do so, set the DIP switch SW5.3 to the on position and power cycle the board, which loads the user 1 design into flash.

The source code for the Board Update Portal design resides in the *<install dir>\kits\stratixVGX_5sgxea7kf40_fpga\examples* directory. If the Board Update Portal is corrupted or deleted from the flash memory, refer to "Restoring the Flash Device to the Factory Settings" on page A–3.

Connecting to the Board Update Portal Web Page

Ensure that you have the following items setup and installed:

- A PC with a connection to a working Ethernet port on a DHCP enabled network.
- A separate working Ethernet port connected to the same network for the board.
- The Ethernet and power cables that are included in the kit.

To connect to the Board Update Portal web page, perform these steps:

- 1. With the board powered down, set the DIP switch SW5.3 to the off position, which loads the factory design into flash.
- 2. Attach the Ethernet cable from the board to your LAN.
- 3. Power up the board. The board connects to the LAN's gateway router, and obtains an IP address. The LCD on the board displays the IP address.
- 4. Launch a web browser on a PC that is connected to the same network, and enter the IP address from the LCD into the browser address bar. The Board Update Portal web page appears in the browser.



You can click **Stratix V GX FPGA Development Kit** on the Board Update Portal web page to access the kit's home page for documentation updates and additional new designs.



You can also navigate directly to the Stratix V GX FPGA Development Kit page of the Altera website to determine if you have the latest kit software.

Using the Board Update Portal to Update User Designs

The Board Update Portal allows you to write new designs to the user hardware 1 portion of flash memory. Designs must be in the Nios II Flash Programmer File (.flash) format.



Design files available from the Stratix V GX FPGA Development Kit page include .flash files. You can also create .flash files from your own custom design. Refer to "Preparing Design Files for Flash Programming" on page A–1 for information about preparing your own design for upload.

To upload a design over the network into the user portion of flash memory on your board, perform the following steps:

- 1. Perform the steps in "Connecting to the Board Update Portal Web Page" to access the Board Update Portal web page.
- In the Hardware File Name field, specify the .flash file that you either downloaded from the Altera website or created on your own. If there is a software component to the design, specify it in the same manner using the Software File Name field. Otherwise, leave the Software File Name field blank.
- 3. Click **Upload**, and a progress bar indicates the percent complete.
- 4. To configure the FPGA with the new design after the flash memory upload process is complete, set the DIP switch SW5.3 to the on position and power cycle the board. Refer to Table 6–1 on page 6–4 for an alternative method of programming the FPGA using push-buttons.



As long as you don't overwrite the factory image in the flash memory device, you can continue to use the Board Update Portal to write new designs to the user hardware 1 portion of flash memory. If you do overwrite the factory image, you can restore it by following the instructions in "Restoring the Flash Device to the Factory Settings" on page A–3.


6. Board Test System



The kit includes design examples and an application called the Board Test System to test the functionality of the Stratix V GX FPGA development board. The application provides an easy-to-use interface to alter functional settings and observe the results. You can use the application to test board components, modify functional parameters, observe performance, and measure power usage. (While using the application, you reconfigure the FPGA several times with test designs specific to the functionality you are testing.) To install the Board Test System, follow the steps in "Installing the Stratix V GX FPGA Development Kit" on page 3–2.

The Board Test System communicates over the JTAG bus to a test designs running in the Stratix V GX device. Figure 6–1 shows the initial GUI for a board that is in the factory configuration.

Figure 6–1. Board Test System Graphical User Interface



Several designs are provided to test the major board features. Each design provides data for one or more tabs in the application. The Configure menu identifies the appropriate design to download to the FPGA for each tab.

Preparing the Board

After successful FPGA configuration, the appropriate tab appears that allows you to exercise the related board features. Highlights appear in the board picture around the corresponding components.

The **Power Monitor** button starts the Power Monitor application that measures and reports current power and temperature information for the board. Because the application communicates over the JTAG bus to the MAX V device, you can measure the power of any design in the FPGA, including your own designs.




The Board Test System and Power Monitor share the JTAG bus with other applications like the Nios II debugger and the SignalTap® II Embedded Logic Analyzer. Because the Quartus II programmer uses most of the bandwidth of the JTAG bus, other applications using the JTAG bus might time out. Be sure to close the other applications before attempting to reconfigure the FPGA using the Quartus II Programmer.

Preparing the Board

With the power to the board off, following these steps:

- 1. Connect the USB cable to the board.
- 2. Ensure that the board DIP switches are set to default positions as shown in the "Factory Default Switch Settings" section starting on page 4–1, except for DIP switch SW5.3.
- 3. Set the DIP switch SW5.3 to the on (user) position.



4. Turn on the power to the board. The board loads the design stored in the user hardware 1 portion of flash memory into the FPGA. If your board is still in the factory configuration, or if you have downloaded a newer version of the Board Test System to flash memory through the Board Update Portal, the design loads the GPIO, and flash memory tests.



To ensure operating stability, keep the USB cable connected and the board powered on when running the demonstration application. The application cannot run correctly unless the USB cable is attached and the board is on.

Running the Board Test System

To run the application, navigate to the *<install dir>\kits\stratixVGX_5sgxea7kf40_fpga\examples\board_test_system* directory and run the **BoardTestSystem.exe** application.



On Windows, click Start > All Programs > Altera > Stratix V GX FPGA Development Kit <*version*> > Board Test System to run the application.

A GUI appears, displaying the application tab that corresponds to the design running in the FPGA. The Stratix V GX FPGA development board's flash memory ships preconfigured with the design that corresponds to the GPIO and Flash tabs.



If you power up your board with the DIP switch SW5.3 in a position other than the on (user hardware 1) position, or if you load your own design into the FPGA with the Quartus II Programmer, you receive a message prompting you to configure your board with a valid Board Test System design. Refer to "The Configure Menu" for information about configuring your board.


Using the Board Test System

This section describes each control in the Board Test System application.

The Configure Menu

Use the Configure menu (Figure 6–2) to select the design you want to use. Each design example tests different board features. Choose a design from this menu and the corresponding tabs become active for testing.

Figure 6-2. The Configure Menu



To configure the FPGA with a test system design, perform the following steps:

- 1. On the Configure menu, click the configure command that corresponds to the functionality you wish to test.
- 2. When configuration finishes, close the Quartus II Programmer if open. The design begins running in the FPGA. The corresponding GUI application tabs that interface with the design are now enabled.



If the Board Test System is open while you configure FPGAs with the Quartus II Programmer, to use the BTS again, you may need to restart it.

The System Info Tab

The **System Info** tab shows information about the board's current configuration. Figure 6–1 on page 6–1 shows the **System Info** tab. The tab displays the contents of the MAX V registers, the JTAG chain, the board's MAC address, the flash memory map, and other details stored on the board.

The following sections describe the controls on the **System Info** tab.

Board Information

The **Board information** control displays static information about your board.

- **Board Name**—Indicates the official name of the board.
- **Board P/N**—Indicates the part number of the board.
- **Serial number**—Indicates the serial number of the board.
- **Factory test version**—Indicates the version of the Board Test System currently running on the board.
- MAX V ver—Indicates the version of MAX V code currently running on the board. The MAX V code resides in the <install dir>\kits\stratixVGX_5sgxea7kf40_fpga\examples directory. Newer revisions of this code might be available on the Stratix V GX FPGA Development Kit page of the Altera website.
- MAC—Indicates the MAC address of the board.

MAX V Registers

The **MAX** V **registers** control allows you to view and change the current MAX V register values as described in Table 6–1. Changes to the register values with the GUI take effect immediately.

Table 6-1. MAX V Registers

Register Name	Read/Write Capability	Description
System Reset (SRST)	Write only	Set to 0 to initiate an FPGA reconfiguration.
Page Select Override (PSO)	Read / Write	When set to 0, the value in PSR determines the page of flash memory to use for FPGA reconfiguration. When set to 1, the value in PSS determines the page of flash memory to use for FPGA reconfiguration.
Page Select Switch (PSS)	Read only	Holds the current value of the illuminated PGM LED (D4-D6) based on the following encoding:
		0 = PGM LED (D6) and corresponds to the flash memory page for the factory hardware design
		■ 1 = PGM LED (D5) and corresponds to the flash memory page for the user hardware 1 design
		2 = PGM LED (D4) and corresponds to the flash memory page for the user hardware 2 design
Page Select Register (PSR)	Read / Write	Determines which of the up to eight (0-7) pages of flash memory to use for FPGA reconfiguration. The flash memory ships with pages 0 and 1 preconfigured.

■ SRST—Resets the system and reloads the FPGA with a design from flash memory based on the other MAX V register values. Refer to Table 6–1 for more information.

- **PSO**—Sets the MAX V PSO register. The following options are available:
 - Use PSR—Allows the PSR to determine the page of flash memory to use for FPGA reconfiguration.
 - Use PSS—Allows the PSS to determine the page of flash memory to use for FPGA reconfiguration.
- **PSS**—Displays the MAX V PSS register value. Refer to Table 6–1 for the list of available options.
- **PSR**—Sets the MAX V PSR register. The numerical values in the list corresponds to the page of flash memory to load during FPGA reconfiguration. Refer to Table 6–1 for more information.
- Because the **System Info** tab requires that a specific design is running in the FPGA at a specific clock speed, writing a 0 to SRST or changing the PSO value can cause the Board Test System to stop running.

JTAG Chain

The **JTAG** chain control shows all the devices currently in the JTAG chain. The Stratix V GX device is always the first device in the chain. The JTAG chain is normally mastered by the On-board USB-Blaster II.

- If you plug in an external USB-Blaster cable to the JTAG header (J10), the On Board USB-Blaster II is disabled.
- DIP switch SW3 selects which interfaces are in the chain. Set SW3 switch positions in the off position to include the interface in the JTAG chain. Refer to Table 4–2 for detailed settings.
- For details on the JTAG chain, refer to the *Stratix V GX FPGA Development Board Reference Manual*.


Qsys Memory Map

The **Qsys memory map** control shows the memory map of the Qsys system on your board.

The GPIO Tab

The **GPIO** tab allows you to interact with all the general purpose user I/O components on your board. You can write to the character LCD, read DIP switch settings, turn LEDs on or off, and detect push button presses. Figure 6–3 shows the **GPIO** tab.

Figure 6-3. The GPIO Tab



The following sections describe the controls on the GPIO tab.

Character LCD

The **Character LCD** control allows you to display text strings on the character LCD on your board. Type text in the text boxes and then click **Write**.



If you exceed the 16 character display limit on either line, a warning message appears.

User DIP Switches

The read-only **User DIP switch** control displays the current positions of the switches in the user DIP switch bank (SW1). Change the switches on the board to see the graphical display change accordingly.

User LEDs

The **User LEDs** control displays the current state of the user LEDs. To toggle the board LEDs, click the **0** to **7** buttons to toggle red or green LEDs, the **All** button, and the graphical representation of the LEDs.


Push Button Switches

The read-only **Push button switches** control displays the current state of the board user push buttons. Press a push button on the board to see the graphical display change accordingly.

The Flash Tab

The **Flash** tab allows you to read and write flash memory on your board. Figure 6–4 shows the **Flash** tab.

Figure 6-4. The Flash Tab



The following sections describe the controls on the **Flash** tab.

Read

The **Read** control reads the flash memory on your board. To see the flash memory contents, type a starting address in the text box and click **Read**. Values starting at the specified address appear in the table. The flash memory addresses display in the format the Nios II processor within the FPGA uses, that is, each flash memory address is offset by 0x0800.0000. Thus, the first location in flash memory appears as 0x0800.0000 in the GUI.



If you enter an address outside of 0x0000.0000 to 0x07FF.FFFF flash memory address space, a warning message identifies the valid flash memory address range.

Write

The **Write** control writes the flash memory on your board. To update the flash memory contents, change values in the table and click **Write**. The application writes the new values to flash memory and then reads the values back to guarantee that the graphical display accurately reflects the memory contents.



To prevent overwriting the dedicated portions of flash memory, the application limits the writable flash memory address range to 0x0FF8.0000 to 0x0FFF.FFFF (which corresponds to address range 0x07F8.0000 - 0x07FF.FFFF in the uppermost portion of the user software memory block, as shown in Figure 6–1 on page 6–1 and Table A–1 on page A–1).

Random Test

Starts a random data pattern test to flash memory, which is limited to a scratch page in the upper 128K block.

CFI Query

The **CFI Query** control updates the memory table, displaying the CFI ROM table contents from the flash device.

Increment Test

Starts an incrementing data pattern test to flash memory, which is limited to scratch page in the upper 128K block.

Reset

The **Reset** control executes the flash device's reset command and updates the memory table displayed on the **Flash** tab.

Erase

Erases flash memory, which is limited to a scratch page in the upper 128K block.


Flash Memory Map

Displays the flash memory map for the Stratix V GX FPGA Development Kit.

The DDR3 Tab

The **DDR3** tab allows you to read and write the DDR3 memory on your board. Figure 6–5 shows the **DDR3** tab.

Figure 6-5. The DDR3 Tab



The following sections describe the controls on the DDR3 tab.

Start

The **Start** control initiates DDR3 memory transaction performance analysis.

Stop

The **Stop** control terminates transaction performance analysis.

Performance Indicators

These controls display current transaction performance analysis information collected since you last clicked **Start**:

• Write, Read, and Total performance bars—Show the percentage of maximum theoretical data rate that the requested transactions are able to achieve.

■ Write (MBps), Read (MBps), and Total (MBps)—Show the number of bytes of data analyzed per second. The data bus is 72 bits wide and the frequency is 533MHz double data rate (1066Mbps per pin), equating to a theoretical maximum bandwidth of 9594MBps.

Error Control

Displays data errors detected during analysis and allows you to insert errors:

- **Detected errors**—Displays the number of data errors detected in the hardware.
- Inserted errors—Displays the number of errors inserted into the transaction stream.
- Insert Error—Inserts a one-word error into the transaction stream each time you click the button. Insert Error is only enabled during transaction performance analysis.
- Clear—Resets the **Detected errors** and **Inserted errors** counters to zeros.

Number of Addresses to Write and Read

The **Number of addresses to write and read** control determines the number of addresses to use in each iteration of reads and writes.

Data Type

The **Data type** control specifies the type of data contained in the transactions. The following data types are available for analysis:

- PRBS—Selects pseudo-random bit sequences.
- Memory—Selects a generic data pattern stored in the on chip memory of the Stratix V GX device.
- Math—Selects data generated from a simple math function within the FPGA fabric.

Read and Write Control


Specifies the type of transactions to analyze. The following transaction types are available for analysis:

- Write then read—Selects read and write transactions for analysis.
- **Read only**—Selects read transactions for analysis.
- Write only—Selects write transactions for analysis.

The QDRII+ Tab

The **QDRII+** tab allows you to read and write the QDR II+ memory on your board and independently test each QDR II+ port. Figure 6–6 shows the **QDRII+** tab.

Figure 6-6. The QDRII+ Tab



The following sections describe the controls on the **QDRII+** tab.

Start

The **Start** control initiates QDR II+ memory transaction performance analysis.

Stop

The **Stop** control terminates transaction performance analysis.

Performance Indicators

These controls display current transaction performance analysis information collected since you last clicked **Start**:

- Write and Read performance bars—Show the percentage of maximum theoretical data rate that the requested transactions are able to achieve.
- Write (MBps) and Read (MBps)—Show the number of bytes of data analyzed per second. The QDR II+ buses are 18 bits wide for both read and write, and the frequency is 550 MHz double data rate (1100 Mbps per pin), equating to a theoretical maximum bandwidth of 2475 MBps, and 4950 MBps for simultaneous read and write.



Performance figures are based on a 125-MHz input clock from programmable oscillator U46. Using the "The Clock Control" on page 6–23 to adjust the frequency changes the circuit speed in real time and the QDR II+ tab performance indicators, which are capped at 100% for increased frequencies. Physical layer speeds equal the oscillator U46 CLK0 frequency times the input PLL multiplier ratio. The default is 550 MHz (125 MHz \times 4040) or 1100 Mbps per pin. Changing the oscillator U46 CLK0 frequency to 100 MHz changes the circuit speed to 440 MHz or 880 Mbps per pin. Typically you need to reset the QDR II+ design after changing the clock frequency.

Error Control

Displays data errors detected during analysis and allows you to insert errors:

- **Detected errors**—Displays the number of data errors detected in the hardware.
- Inserted errors—Displays the number of errors inserted into the transaction stream.
- **Insert Error**—Inserts a one-word error into the transaction stream each time you click the button. **Insert Error** is only enabled during transaction performance analysis.
- Clear—Resets the **Detected errors** and **Inserted errors** counters to zeros.

Number of Addresses to Write and Read

The **Number of** addresses to write and read control determines the number of addresses to use in each iteration of reads and writes.

Data Type


The Data type control specifies the type of data contained in the transactions. The following data types are available for analysis:

- PRBS—Selects pseudo-random bit sequences.
- Memory—Selects a generic data pattern stored in the on chip memory of the Stratix V GX device.
- Math—Selects data generated from a simple math function within the FPGA fabric.

The XCVR1 Tab

The **XCVR1** tab allows you to perform loopback tests on the SDI and HSMA Transceivers, HSMA LVDS, and HSMA CMOS Parallel interfaces. Figure 6–7 shows the **XCVR1** tab.

Figure 6-7. The XCVR1 Tab



You must have the loopback HSMC installed on the HSMC connector Port A and the SDI loopback cable for all tests to function in external loopback mode. Otherwise, set the PMA setting tab to test internal loopback mode (serial loopback = 1).

The following sections describe the controls on the XCVR1 tab.

Status

The Status control displays the following status information during the loopback test:

- PLL lock—Shows the PLL locked or unlocked state.
- Channel lock—Shows the channel locked or unlocked state. When locked, all lanes are word aligned and channel bonded, and all TX and RX PLL lanes are phase locked to data; RX lanes are word aligned and deskewed.

■ Pattern sync—Shows the pattern synced or not synced state. The pattern is considered synced when the start of the data sequence is detected after channel lock is acquired.

Port

The **Port** control allows you to specify which interface to test. The following port tests are available:

- **SDI** (2.97 Gbps)
- HSMA Transceivers x8 (10 Gbps+)
- HSMA x3 CMOS (50 Mbps)
- HSMA x17 LVDS (1.4 Gbps)

PMA Setting

The PMA Setting button allows you to make changes to the PMA parameters that affect the active transceiver interface. The following settings are available for analysis:

- **Serial Loopback**—Routes signals between the transmitter and the receiver. Enter the following values to enable the serial loopbacks:
 - 0 = High speed serial transceiver signals to loopback on the board
 - 1 = Serial loopback (internal loopback)
 - 2 = Reverse serial loopback pre-CDR
 - 4 = Reverse serial loopback post-CDR
- VOD—Specifies the voltage output differential of the transmitter buffer.
- Pre-emphasis tap
 - Pre—Specifies the amount of pre-emphasis on the pre-tap of the transmitter buffer.
 - **First post**—Specifies the amount of pre-emphasis on the first post tap of the transmitter buffer.
 - Second post—Specifies the amount of pre-emphasis on the second post tap of the transmitter buffer.
- **Equalizer**—Specifies the setting for the receiver equalizer.
- DC gain—Specifies the DC portion of the receiver equalizer.

Data Type

The **Data type** control specifies the type of data contained in the transactions. The following data types are available for analysis:

- PRBS 7—Selects pseudo-random 7-bit sequences.
- PRBS 15—Selects pseudo-random 15-bit sequences.
- PRBS 23—Selects pseudo-random 23-bit sequences.
- PRBS 31—Selects pseudo-random 31-bit sequences.
- HF—Selects highest frequency divide-by-2 data pattern "10101010"
- HF1—Selects next highest frequency divide-by-6 data pattern "111000111000"

- HF2—Selects second lowest frequency divide-by-22 data pattern
- LF—Selects lowest frequency divide by 33 data pattern

Error Control

Displays data errors detected during analysis and allows you to insert errors:

- **Detected errors**—Displays the number of data errors detected in the hardware.
- **Inserted errors**—Displays the number of errors inserted into the transmit data stream.
- Insert Error—Inserts a one-word error into the transmit data stream each time you click the button. Insert Error is only enabled during transaction performance analysis.
- Clear—Resets the **Detected errors** and **Inserted errors** counters to zeros.

Start

The **Start** control initiates the active port transaction performance analysis.

Stop

The **Stop** control terminates transaction performance analysis.



Always click Clear before Start.

Performance Indicators


These controls display current transaction performance analysis information collected since you last clicked **Start**:

- **TX** and **RX** performance bars—Show the percentage of maximum theoretical data rate that the requested transactions are able to achieve.
- Tx (MBps) and Rx (MBps)—Show the number of bytes of data analyzed per second.

The XCVR2 Tab

The **XCVR2** tab allows you to perform loopback tests on the QSFP and HSMB Transceivers, and HSMB Parallel interfaces. Figure 6–8 shows the **XCVR2** tab.

Figure 6-8. The XCVR2 Tab



You must have the loopback HSMC installed on the HSMC port B connector this test to work correctly. Unless you have a QSFP loopback module, you will need test the QSFP in the internal loopback mode (serial loopback = 1).

The following sections describe the controls on the XCVR2 tab.

Status

The **Status** control displays the following status information during the loopback test:

- PLL lock—Shows the PLL locked or unlocked state.
- Channel lock—Shows the channel locked or unlocked state. When locked, all lanes are word aligned and channel bonded, and all TX and RX PLL lanes are phase locked to data; RX lanes are word aligned and deskewed.

■ Pattern sync—Shows the pattern synced or not synced state. The pattern is considered synced when the start of the data sequence is detected after channel lock is acquired.

Port

The **Port** control allows you to specify which interface to test. The following port tests are available:

- **QSFP** x4 (10 Gbps+)
- HSMB x4 Transceivers (10 Gbps+)
- **HSMB x41 Parallel** (50 Mbps)

PMA Setting

The PMA Setting button allows you to make changes to the PMA parameters that affect the active transceiver interface. The following settings are available for analysis:

- **Serial Loopback**—Routes signals between the transmitter and the receiver. Enter the following values to enable the serial loopbacks:
 - 0 = High speed serial transceiver signals to loopback on the board
 - 1 = Serial loopback
 - 2 = Reverse serial loopback pre-CDR
 - 4 = Reverse serial loopback post-CDR
- VOD—Specifies the voltage output differential of the transmitter buffer.
- Pre-emphasis tap
 - Pre—Specifies the amount of pre-emphasis on the pre-tap of the transmitter buffer.
 - **First post**—Specifies the amount of pre-emphasis on the first post tap of the transmitter buffer.
 - Second post—Specifies the amount of pre-emphasis on the second post tap of the transmitter buffer.
- **Equalizer**—Specifies the setting for the receiver equalizer.
- DC gain—Specifies the DC portion of the receiver equalizer.

Data Type

The **Data type** control specifies the type of data contained in the transactions. The following data types are available for analysis:

- PRBS 7—Selects pseudo-random 7-bit sequences.
- PRBS 15—Selects pseudo-random 15-bit sequences.
- PRBS 23—Selects pseudo-random 23-bit sequences.
- PRBS 31—Selects pseudo-random 31-bit sequences.
- HF—Selects highest frequency divide-by-2 data pattern "10101010"
- HF1—Selects next highest frequency divide-by-6 data pattern "111000111000"
- HF2—Selects second lowest frequency divide-by-22 data pattern

■ LF—Selects lowest frequency divide by 33 data pattern

Error Control

This control displays data errors detected during analysis and allows you to insert errors:

- **Detected errors**—Displays the number of data errors detected in the hardware.
- **Inserted errors**—Displays the number of errors inserted into the transmit data stream.
- Insert Error—Inserts a one-word error into the transmit data stream each time you click the button. Insert Error is only enabled during transaction performance analysis.
- Clear—Resets the **Detected errors** and **Inserted errors** counters to zeros.

Start

The **Start** control initiates the selected ports transaction performance analysis.



Always click Clear before Start.

Stop

The **Stop** control terminates transaction performance analysis.

Performance Indicators


These controls display current transaction performance analysis information collected since you last clicked **Start**:

- **TX** and **RX** performance bars—Show the percentage of maximum theoretical data rate that the requested transactions are able to achieve.
- Tx (MBps) and Rx (MBps)—Show the number of bytes of data analyzed per second.

The XCVR3 Tab

The **XCVR3** tab allows you to perform loopback tests on the SMA port. Figure 6–9 shows the **XCVR3** tab.

Figure 6-9. The XCVR3 Tab



The external loopback mode will not pass due to only having a transmit port available. To test in internal loopback, adjust the setting using the PMA button (serial loopback = 1).

The following sections describe the controls on the XCVR3 tab.

Status

The **Status** control displays the following status information during the loopback test:

- **PLL lock**—Shows the PLL locked or unlocked state.
- Channel lock—Shows the channel locked or unlocked state. When locked, all lanes are word aligned and channel bonded, and all TX and RX PLL lanes are phase locked to data; RX lanes are word aligned and deskewed.

Pattern sync—Shows the pattern synced or not synced state when the internal loopback is enabled. The pattern is considered synced when the start of the data sequence is detected after channel lock is acquired.

Port

The **Port** control allows you to specify which interface to test. The following port tests are available:

■ **SMA x1** (10 Gbps+)

PMA Setting

The PMA Setting button allows you to make changes to the PMA parameters that affect the active transceiver interface.



For loopback testing, use the PMA button to place the Stratix V FPGA in serial loopback mode.

The following settings are available for analysis:

- **Serial Loopback**—Routes signals between the transmitter and the receiver. Enter the following values to enable the serial loopbacks:
 - 0 = High speed serial transceiver signals to observe to 10G+ high speed transmit data signal
 - 1 = Serial loopback
- VOD—Specifies the voltage output differential of the transmitter buffer.
- Pre-emphasis tap
 - Pre—Specifies the amount of pre-emphasis on the pre-tap of the transmitter buffer.
 - **First post**—Specifies the amount of pre-emphasis on the first post tap of the transmitter buffer.
 - Second post—Specifies the amount of pre-emphasis on the second post tap of the transmitter buffer.
- **Equalizer**—Specifies the setting for the receiver equalizer.
- DC gain—Specifies the DC portion of the receiver equalizer.

Data Type

The **Data type** control specifies the type of data contained in the transactions. The following data types are available for analysis:

- PRBS 7—Selects pseudo-random 7-bit sequences.
- PRBS 15—Selects pseudo-random 15-bit sequences.
- PRBS 23—Selects pseudo-random 23-bit sequences.
- PRBS 31—Selects pseudo-random 31-bit sequences.
- HF—Selects highest frequency divide-by-2 data pattern "10101010"
- HF1—Selects next highest frequency divide-by-6 data pattern "111000111000"

- HF2—Selects second lowest frequency divide-by-22 data pattern
- LF—Selects lowest frequency divide by 33 data pattern

Error Control

This control displays data errors detected during analysis and allows you to insert errors:

- **Detected errors**—Displays the number of data errors detected in the hardware.
- **Inserted errors**—Displays the number of errors inserted into the transmit data stream.
- **Insert Error**—Inserts a one-word error into the transmit data stream each time you click the button. **Insert Error** is only enabled during transaction performance analysis.
- Clear—Resets the **Detected errors** and **Inserted errors** counters to zeros.

Start

The **Start** control initiates SMA transaction performance analysis.



Always click **Clear** before **Start**.

Stop

The **Stop** control terminates transaction performance analysis.

Performance Indicators

These controls display current transaction performance analysis information collected since you last clicked **Start**:

- **TX** and **RX** performance bars—Show the percentage of maximum theoretical data rate that the requested transactions are able to achieve.
- Tx (MBps) and Rx (MBps)—Show the number of bytes of data analyzed per second.

The Power Monitor

The Power Monitor measures and reports current power and temperature information for the board. To start the application, click **Power Monitor** in the Board Test System application.



You can also run the Power Monitor as a stand-alone application. **PowerMonitor.exe** resides in the

<install dir>\kits\stratixVGX_5sgxea7kf40_fpga\examples\board_test_system
directory. On Windows, click Start > All Programs > Altera > Stratix V GX FPGA
Development Kit <version> > Power Monitor to start the application.

The Power Monitor communicates with the MAX V device on the board through the JTAG bus. A power monitor circuit attached to the MAX V device allows you to measure the power that the Stratix V GX FPGA device is consuming regardless of the design currently running. Figure 6–10 shows the Power Monitor.

A Power Monitor _ 🗆 🗆 Gneral Information Power Information MAX V Version: 3 Power Rail: VCC RMS Maximum Minimum 0 Temperature information mAmp 2487 2497 FPGA: 43 °C Board: 39 °C 10000 mA 5000 0 mA Messages Graph Settings /connections/USB-BlasterII on sd-hwla 📥 Scale Select: Update Speed: b7 (USB-1)/5M(1270ZF324|2210Z)|EPM221 10000mA Fast • 002 Reset

Figure 6-10. The Power Monitor

The following sections describe the Power Monitor controls.

General Information

The **General information** controls display the following information about the MAX V device:

- MAX V version—Indicates the version of MAX V code currently running on the board. The MAX V code resides in the <install dir>\kits\stratixVGX_5sgxea7kf40_fpga\factory_recovery and <install dir>\kits\stratixVGX_5sgxea7kf40_fpga\examples\max5 directories. Newer revisions of this code might be available on the Stratix V GX FPGA Development Kit page of the Altera website.
- **Power rail**—Selects the power rail to measure. After setting the **Power rail** list to the desired rail, click **Reset** to refresh the screen with new board readings.
 - All rails use a 0.003 ohm resistor, except S5_VCCINT that uses 0.001 ohms.

A table with the power rail information is available in the *Stratix V GX FPGA Development Board Reference Manual*.

Temperature Information

The **Temperature information** controls display the following temperature readings for the board and the FPGA on the board:

- FPGA—Indicates the temperature of the FPGA device.
- **Board**—Indicates the overall board temperature.

Power Information

The **Power information** control displays current, maximum, and minimum power readings for the following units:

mAmp

Power Graph

The power graph displays the mA power consumption of your board over time. The green line indicates the current value. The red line indicates the maximum value read since the last reset. The yellow line indicates the minimum value read since the last reset.

Graph Settings

The following **Graph settings** controls allow you to define the look and feel of the power graph:

- Scale select—Specifies the amount to scale the power graph. Select a smaller number to zoom in to see finer detail. Select a larger number to zoom out to see the entire range of recorded values.
- **Update speed**—Specifies how often to refresh the graph.

Reset

This **Reset** control clears the graph, resets the minimum and maximum values, and restarts the Power Monitor.

The Clock Control

The Clock Control application sets the Si570, Si571, and the two Si5338 programmable oscillators. The Si570 and Si571 can be set between 10 MHz and 810 MHz. The Si570 drives a 2-to-4 buffer that drives a copy of the clock to all four edges of the FPGA. The two Si5338 devices each have four independently programmable outputs. All four outputs are programmable between 16 KHz and 350 MHz. All four outputs can support the higher frequencies, but they cannot be programmed for multiple frequencies above 350 MHz. If you want multiple outputs above 350 MHz, all outputs above 350 MHz must be the same frequency, and must be frequencies from 367 MHz to 473.33 MHz or from 550 MHz to 710 MHz.

The Clock Control

The Clock Control application runs as a stand-alone application. **ClockControl.exe** resides in the


<install dir>\kits\stratixVGX_5sgxea7kf40_fpga\examples\board_test_system
directory. On Windows, click Start > All Programs > Altera > Stratix V GX FPGA
Development Kit <version> > Clock Control to start the application.



For more information about the Si570, Si571, or Si5338 oscillators and the Stratix V GX FPGA development board's clocking circuitry and clock input pins, refer to the *Stratix V GX FPGA Development Board Reference Manual*.

The Clock Control communicates with the MAX V device on the board through the JTAG bus. The Si570, Si571, Si5338 (U38, U46) programmable oscillators are connected to the MAX V device through a 2-wire serial bus. Clock frequencies will return to the default values after power cycling the board. Figure 6–11 shows the Clock Control.

Figure 6-11. The Clock Control



The following sections describe the Clock Control controls.

Read

The **read** control reads the current frequency setting for the oscillator associated with the active tab.

Default

The **Default** control sets the frequency for the oscillator associated with the active tab back to its default value. This can also be accomplished by power cycling the board.

Set New Frequency

The **Set New Frequency** control sets the programmable oscillator frequency for the selected clock to the value in the **Target frequency** control for the Si570/Si571 and the **Frequency** controls for the Si5338 (U38 and U46). Frequency changes might take several milliseconds to take effect. You might see glitches on the clock during this time. Altera recommends resetting the FPGA logic after changing frequencies.

Configuring the FPGA Using the Quartus II Programmer

You can use the Quartus II Programmer to configure the FPGA with your SRAM Object File (.sof).

Before Configuring

Ensure the following:

- The Quartus II Programmer and the USB-Blaster II driver are installed on the host computer.
- The micro-USB cable is connected to the FPGA development board.
- Power to the board is on, and no other applications that use the JTAG chain are running.

If the Quartus II programing window is already open, and then you power cycle the board, to detect the JTAG chain, perform these steps:

- Click Hardware Setup in the Quartus II Programmer window.
- Reselect USB-Blaster II in order to properly detect the JTAG chain.

Configuring the FPGA

Perform these steps:

- 1. Start the Quartus II Programmer.
- 2. Click **Auto Detect** to display the devices in the JTAG chain.
- 3. Click **Add File** and select the path to the desired **.sof**.
- 4. Turn on the **Program/Configure** option for the added file.
- 5. Click **Start** to download the selected file to the FPGA. Configuration is complete when the progress bar reaches 100%.



Using the Quartus II programmer to configure a device on the board causes other JTAG-based applications such as the Board Test System and the Power Monitor to lose their connection to the board. Restart those applications after configuration is complete.



A. Programming the Flash Memory

CFI Flash Memory Map

Table A–1 shows the default memory contents of two interlaced 512-Mbyte CFI flash devices. Each flash device has a 16-bit data bus and the two combined flash devices allow for a 32-bit flash memory interface.

For the Board Update Portal to run correctly and update designs in the user memory, this memory map must not be altered.

Table A-1. Byte Address Flash Memory Map

Block Description	Size (KB)	Address Range
Board test system scratch	256	0x07FC.0000 - 0x07FF.FFFF
User software	14,336	0x071C.0000 - 0x07FB.FFFF
Factory software	8,192	0x069C.0000 - 0x071B.FFFF
zipfs (html, web content)	8,192	0x061C.0000 - 0x069B.FFFF
User hardware 2	33,280	0x0414.0000 - 0x061B.FFFF
User hardware 1	33,280	0x020C.0000 - 0x0413.FFFF
Factory hardware	33,280	0x0004.0000 - 0x020B.FFFF
PFL option bits	64	0x0003.0000 - 0x0003.FFFF
Board information	64	0x0002.0000 - 0x0002.FFFF
Ethernet option bits	64	0x0001.0000 - 0x0001.FFFF
User design reset vector	64	0x0000.0000 - 0x0000.FFFF



Altera recommends that you do not overwrite the factory hardware and factory software images unless you are an expert with the Altera tools. If you unintentionally overwrite the factory hardware or factory software image, refer to "Restoring the Flash Device to the Factory Settings" on page A–3.

Preparing Design Files for Flash Programming

The following sections use these file types:

- Nios II Flash Programmer File (.flash)
- Executable and Linking Format File (.elf)
- SRAM Object File (.sof)
- S-Record File (.srec)

You can obtain designs containing prepared **.flash** files from the Stratix V GX FPGA Development Kit page of the Altera website. You can also create **.flash** files from your own custom design.

The Nios II EDS **sof2flash** command line utility converts your Quartus II-compiled **.sof** into the **.flash** format necessary for the flash device. Similarly, the Nios II EDS **elf2flash** command line utility converts your compiled and linked **.elf** software design to **.flash**.

For more information about Nios II EDS software tools and practices, refer to the Embedded Software Development page of the Altera website.

Creating Flash Files Using the Nios II EDS

If you have an FPGA design developed using the Quartus II software, and software developed using the Nios II EDS, follow these instructions:

- On the Windows Start menu, click All Programs > Altera > Nios II EDS > Nios II Command Shell.
- 2. In the Nios II command shell, navigate to the directory where your design files reside and type the following Nios II EDS commands:
 - For Quartus II .sof files:

```
sof2flash --input=<yourfile>_hw.sof --output=<yourfile>_hw.flash --offset=0x020C0000 --pfl --optionbit=0x00030000 --programmingmode=PS←
```

■ For Nios II .elf files:

```
elf2flash --base=0x0 --end=0x0FFFFFFF --reset=0x071C0000 --input=<yourfile>_sw.elf --output=<yourfile>_sw.flash --boot=$SOPC_KIT_NIOS2/components/altera_nios2/boot_loader_cfi.srec
```

The resulting **.flash** files are ready for flash device programming. If your design uses additional files such as image data or files used by the runtime program, you must first convert the files to **.flash** format. Once converted, concatenate them into one **.flash** file before using the Board Update Portal to upload them.



The Board Update Portal standard **.flash** format conventionally uses either *<filename>_hw.flash* for hardware design files or *<filename>_sw.flash* for software design files.

Programming Flash Memory Using the Board Update Portal

Once you have the necessary .flash files, you can use the Board Update Portal to reprogram the flash memory. Refer to "Using the Board Update Portal to Update User Designs" on page 5–2 for more information.



If you have generated a **.sof** that operates without a software design file, you can still use the Board Update Portal to upload your design. In this case, leave the **Software File Name** field blank.

Programming Flash Memory Using the Nios II EDS

The Nios II EDS offers a **nios2-flash-programmer** utility to program the flash memory directly. To program the **.flash** files or any compatible S-Record File (**.srec**) to the board using **nios2-flash-programmer**, perform the following steps:

- 1. Set the DIP switch SW5.3 to the off position (factory design) to load the Board Update Portal design from flash memory on power up.
- 2. Attach the USB cable and power up the board.
- 3. If the board has powered up and the LCD displays either *Connecting...* or a valid IP address (such as 152.198.231.75), proceed to step 8. If no output appears on the LCD or if the Config Done LED (D17) does not illuminate, continue to step 4 to load the FPGA with a flash-writing design.
- 4. Launch the Quartus II Programmer to configure the FPGA with a **.sof** capable of flash programming. Refer to "Configuring the FPGA Using the Quartus II Programmer" on page 6–25 for more information.
- Click Add File and select <install dir>\kits\stratixVGX_5sgxea7kf40_fpga\factory_recovery\s5gxea7_fpga_bup.s of.
- 6. Turn on the **Program/Configure** option for the added file.
- 7. Click **Start** to download the selected configuration file to the FPGA. Configuration is complete when the progress bar reaches 100%. The Config Done LED (D17) illuminates indicating that the flash device is ready for programming.
- 8. On the Windows Start menu, click **All Programs** > **Altera** > **Nios II EDS** > **Nios II Command Shell**.
- 9. In the Nios II command shell, navigate to the *<install* dir>\kits\stratixVGX_5sgxea7kf40_fpga\factory_recovery directory (or to the directory of the .flash files you created in "Creating Flash Files Using the Nios II EDS" on page A–2) and type the following Nios II EDS command:


```
nios2-flash-programmer --base=0x0 <yourfile>_hw.flash ←
```

10. After programming completes, if you have a software file to program, type the following Nios II EDS command:

```
nios2-flash-programmer --base=0x0 <yourfile> sw.flash ←
```

11. Set the DIP switch SW5.3 to the on position (user design) and power cycle the board.

Programming the board is now complete.



Restoring the Flash Device to the Factory Settings

This section describes how to restore the original factory contents to the flash memory device on the FPGA development board. Make sure you have the Nios II EDS installed, and perform the following instructions:

- 1. Set the board switches to the factory default settings described in "Factory Default Switch Settings" on page 4–1.
- 2. Launch the Quartus II Programmer to configure the FPGA with a **.sof** capable of flash programming. Refer to "Configuring the FPGA Using the Quartus II Programmer" on page 6–25 for more information.

- Click Add File and select <install dir>\kits\stratixVGX_5sgxea7kf40_fpga\factory_recovery\s5gxea7_fpga_bup.s
- 4. Turn on the **Program/Configure** option for the added file.
- 5. Click **Start** to download the selected configuration file to the FPGA. Configuration is complete when the progress bar reaches 100%. The Config Done LED (D17) illuminates indicating that the flash device is ready for programming.
- On the Windows Start menu, click All Programs > Altera > Nios II EDS > Nios II Command Shell.
- 7. In the Nios II command shell, navigate to the *<install dir>\kits\stratixVGX_5sgxea7kf40_fpga\factory_recovery* directory and type the following command to run the restore script:

```
./restore.sh ←
```

Restoring the flash memory might take several minutes. Follow any instructions that appear in the Nios II command shell.

- 8. After all flash programming completes, cycle the POWER switch (SW2) off then on.
- 9. Using the Quartus II Programmer, click **Add File** and select *<install* dir>\kits\stratixVGX_5sgxea7kf40_fpga\factory_recovery\s5gxea7_fpga_bup.s of.
- 10. Turn on the **Program/Configure** option for the added file.
- 11. Click **Start** to download the selected configuration file to the FPGA. Configuration is complete when the progress bar reaches 100%. The Config Done LED (D17) illuminates indicating the flash memory device is now restored with the factory contents.
- 12. Cycle the POWER switch (SW2) off then on to load and run the restored factory design.
- 13. The restore script cannot restore the board's MAC address automatically. In the Nios II command shell, type the following Nios II EDS command:

```
nios2-terminal ←
```

and follow the instructions in the terminal window to generate a unique MAC address.



Restoring the MAX V CPLD to the Factory Settings

This section describes how to restore the original factory contents to the MAX V CPLD on the FPGA development board. Make sure you have the Nios II EDS installed, and perform the following instructions:

1. Set the board switches to the factory default settings described in "Factory Default Switch Settings" on page 4–1.

- DIP switch SW3.1 set to on includes the MAX V device in the JTAG chain.
- 2. Launch the Quartus II Programmer.
- 3. Click **Auto Detect**.
- 4. Click **Add File** and select < install dir>\kits\stratixVGX_5sgxea7kf40_fpga\factory_recovery\max5.pof.
- 5. Turn on the **Program/Configure** option for the added file.
- 6. Click **Start** to download the selected configuration file to the MAX V CPLD. Configuration is complete when the progress bar reaches 100%.

To ensure that you have the most up-to-date factory restore files and information about this product, refer to the Stratix V GX FPGA Development Kit page of the Altera website.



This chapter provides additional information about the document and Altera.

Document Revision History

The following table shows the revision history for this document.

Date	Version	Changes
December 2014	1.4	Switch location figure now shows the correct VCCIO values for J8.
February 2014	1.3	Update to correct sof2flash and elf2flash commands.
July 2012	1.2	Updates supporting the Quartus II software version 12.0 release.
March 2012	1.1	Updates supporting the Quartus II software version 11.1 SP2 release.
November 2011	1.0	Initial release.

How to Contact Altera

To locate the most up-to-date information about Altera products, refer to the following table.

Contact (1)	Contact Method	Address
Technical support	Website	www.altera.com/support
Technical training	Website	www.altera.com/training
reclinical training	Email	custrain@altera.com
Product literature	Website	www.altera.com/literature
Nontechnical support (general)	Email	nacomp@altera.com
(software licensing)	Email	authorization@altera.com

Note to Table:

(1) You can also contact your local Altera sales office or sales representative.

Typographic Conventions

The following table shows the typographic conventions this document uses.

Visual Cue	Meaning
Bold Type with Initial Capital Letters	Indicate command names, dialog box titles, dialog box options, and other GUI labels. For example, Save As dialog box. For GUI elements, capitalization matches the GUI.
bold type	Indicates directory names, project names, disk drive names, file names, file name extensions, software utility names, and GUI labels. For example, \text{designs} \text{directory}, \textbf{D}: \text{drive}, \text{chiptrip.gdf} \text{ file}.
Italic Type with Initial Capital Letters	Indicate document titles. For example, Stratix IV Design Guidelines.

Visual Cue	e Meaning	
	Indicates variables. For example, $n + 1$.	
italic type	Variable names are enclosed in angle brackets (< >). For example, <file name=""> and <pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre></file>	
Initial Capital Letters	Indicate keyboard keys and menu names. For example, the Delete key and the Options menu.	
"Subheading Title"	Quotation marks indicate references to sections in a document and titles of Quartus II Help topics. For example, "Typographic Conventions."	
Courier type	Indicates signal, port, register, bit, block, and primitive names. For example, \mathtt{datal} , \mathtt{tdi} , and \mathtt{input} . The suffix n denotes an active-low signal. For example, resetn.	
	Indicates command line commands and anything that must be typed exactly as it appears. For example, c:\qdesigns\tutorial\chiptrip.gdf.	
	Also indicates sections of an actual file, such as a Report File, references to parts of files (for example, the AHDL keyword SUBDESIGN), and logic function names (for example, TRI).	
4	An angled arrow instructs you to press the Enter key.	
1., 2., 3., and a., b., c., and so on	Numbered steps indicate a list of items when the sequence of the items is important, such as the steps listed in a procedure.	
	Bullets indicate a list of items when the sequence of the items is not important.	
	The hand points to information that requires special attention.	
?	The question mark directs you to a software help system with related information.	
•••	The feet direct you to another document or website with related information.	
■	The multimedia icon directs you to a related multimedia presentation.	
CAUTION	A caution calls attention to a condition or possible situation that can damage or destroy the product or your work.	
WARNING	A warning calls attention to a condition or possible situation that can cause you injury.	
	The envelope links to the Email Subscription Management Center page of the Altera website, where you can sign up to receive update notifications for Altera documents.	
9	The feedback icon allows you to submit feedback to Altera about the document. Methods for collecting feedback vary as appropriate for each document.	