

DS2155DK/DS2156DK T1/E1/J1 Single-Chip Transceiver Design Kit Daughter Cards

www.maxim-ic.com

GENERAL DESCRIPTION

The DS2155/DS2156 design kits are evaluation boards for the DS2155 and DS2156. The DS2155/DS2156 design kits are intended to be used as daughter cards with either the DK2000 or the DK101 motherboards. The boards are complete with a single-chip transceiver (SCT), transformers, termination resistors, configuration switches, line protection circuitry, network connectors, and an interface to the motherboard.

ORDERING INFORMATION

PART	DESCRIPTION
DS2155DK	DS2155 Design Kit Daughter Card
DS2156DK	DS2156 Design Kit Daughter Card

FEATURES

- **Expedites New Designs by Eliminating First-Pass Prototyping**
- **Interfaces Directly to the DK101 or DK2000 Motherboards**
- **Demonstrates Key Functions of the DS2156 and DS2155**
- **High-Level Software Provides Visual Access to Registers**
- **Software-Controlled (Register Mapped) Configuration Switches to Facilitate Clock and Signal Routing**
- **BNC Connections for 75Ω E1**
- **Bantam and RJ48 Connectors for 120Ω E1 and 100Ω T1**
- **Multitap Transformer to Facilitate True Impedance Matching for 75Ω and $120\Omega/100\Omega$ Paths**
- **Network Interface Protection for Ovvervoltage and Overcurrent Events**
- **UTOPIA II Bus Connection for MPC8260 (DS2156 Only)**
- **UTOPIA II Prototype Connectors (DS2156 Only)**
- **Test Points and Prototype Area Available for Further Customization**




TABLE OF CONTENTS

COMPONENT LIST	3
BASIC OPERATION	4
HARDWARE CONFIGURATION	4
QUICK SETUP (DEMO MODE)	4
QUICK SETUP (REGISTER VIEW)	4
SAMPLE UTOPIA II CONFIGURATION (DS2156 ONLY)	5
REGISTER MAP	5
CPLD REGISTER MAP	6
DS2155/DS2156 INFORMATION	8
DS2155DK/DS2156DK INFORMATION	8
TECHNICAL SUPPORT	8
SCHEMATICS	8

LIST OF TABLES

Table 1. Daughter Card Address Map	5
Table 2. CPLD Register Map	6

COMPONENT LIST

DESIGNATION	QTY	DESCRIPTION	SUPPLIER	PART
C1–C5, C8–C12, C15–C19, C21, C22, C29–C34	23	0.1µF 10%, 16V ceramic capacitors (0603)	Digi-Key	311-1088-1-ND
C7, C36	2	1µF 10%, 16V ceramic capacitors (1206)	Digi-Key	PCC1882CT-ND
C13, C14	2	0.1µF 10%, 16V ceramic capacitors (0805)	Digi-Key	311-1142-1-ND
C23	1	0.1µF 10%, 25V ceramic capacitor (1206)	Digi-Key	PCC1883CT-ND
C24–C27	4	0.22µF, 50V ceramic capacitors	Digi-Key	UNK
C35	1	10µF 20%, 16V tantalum capacitor (B case)	Digi-Key	PCS3106CT-ND
DS1, DS4–DS18	16	LED, green, SMD	Digi-Key	P501CT-ND
DS2, DS3	2	LED, red, SMD	Digi-Key	P500CT-ND
F1–F6	6	250V, 1.25A fuse, SMT	Teccor Electronics	F1250T
J1, J2	2	Male 0.1, SMD, 50-pin, dual-row vertical	Samtec	TSM-125-01-T-DV
J3, J4	2	Bantam connectors	SWK	RTT34B02
J5, J6	2	Connector BNC RA 5-pin	Kruvand	UCBJR220
J7–J9	3	Socket, SMD, 50-pin, dual-row vertical	Samtec	TFM-125-02-S-D-LC
JT10	1	Connector, 10-pin, dual-row vertical	Digi-Key	S2012-05-ND
L1	1	Choke, dual 4-line 24µH, 8-pin SO	Pulse Engineering	PE-65857
R1, R14, R21	3	51.1Ω 1%, 1/8W resistors (1206)	Digi-Key	P51.1FCT-ND
R2, R3, R58, R59	4	0Ω 5%, 1/8W resistors (1206)	Digi-Key	P0.0ETR-ND
R4, R5, R60	3	51.1Ω 1%, 1/10W resistors (0805)	Digi-Key	P51.1CCT-ND
R6, R9, R10, R13, R15–R19, R22, R23, R25–R29, R32, R37, R38, R44, R47–R49, R61	24	10kΩ 1%, 1/10W resistors (0805)	Digi-Key	P10.0KCCT-ND
R7, R8, R11, R12, R30, R31, R35, R36, R39–R43, R45, R50–R53	18	330Ω 0.1%, 1/10W MF resistors (0805)	Digi-Key	P330ZCT-ND
R24	1	1.0kΩ 1%, 1/10W resistor (0805)	Digi-Key	P1.00KCCT-ND
R33, R34	2	NOPOP	—	NOPOP
R46	1	4.7kΩ 1%, 1/8W resistor (0805)	Digi-Key	9C08052A4701FK HFT
R54, R55	2	61.9Ω 1%, 1/8W resistors (1206)	Digi-Key	P61.9FCT-ND
R56, R57	2	49.9Ω 1%, 1/8W resistors (1206)	Digi-Key	P49.9FCT-ND
RJ1	1	RJ48 connector	Molex	43223
SW1	1	Switch DPDT slide 6-pin TH	Avnet	SSA22
T1	1	XFMR 16-pin SMT	Pulse Engineering	TX1099
U11	1	T1/E1/J1 XCVR 100-pin QFP, 0°C to +70°C	Dallas Semiconductor	DS2156L
U1–U4, U6	5	BBUS switch 10-bit CMOS, 150-mil, 24-pin SO	IDT	IDTQS3R861Q
U5	1	144-pin macrocell CPLD	Avnet	XC95144XL-10TQ100C
U7–U10	4	Quad bus switch, 150-mil, 16-pin SO	IDT	IDTQS3125Q
Z1, Z6–Z8	4	160V, 500A Sidactor	Teccor Electronics	P1800SCMC
Z2, Z3	2	58V, 500A Sidactor	Teccor Electronics	P0640SCMC
Z4, Z5	2	6V, 50A Sidactor	Teccor Electronics	P0080SAMC
Z9, Z10	2	25V, 500A Sidactor	Teccor Electronics	P0300SCMC

BASIC OPERATION

This design kit relies upon several supporting files, which can be downloaded from our website at www.maxim-ic.com/DS2155DK.

Hardware Configuration

Using the DK101 processor board:

- Connect the daughter card to the DK101 processor board.
- Supply 3.3V to the banana-plug receptacles marked GND and VCC_3.3V. (The external 5V connector and the TIM 5V supply headers are unused.)
- All processor board DIP switch settings should be in the ON position with exception for the flash programming switch, which should be OFF.
- From the Programs menu launch the host application named ChipView.exe. Run the ChipView application. If the default installation options were used, click the Start button on the Windows toolbar and select Programs→ChipView→ChipView.

Using the DK2000 processor board:

- Connect the daughter card to the DK2000 processor board.
- Connect J1 to the power supply that is delivered with the kit. Alternately, a PC power supply can be connected to connector J2.
- From the Programs menu launch the host application named ChipView.exe. Run the ChipView application. If the default installation options were used, click the Start button on the Windows toolbar and select Programs→ChipView→ChipView.

General:

- Upon power-up the RLOS LED is lit, as well as the MCLK-2.048MHz and TCLK-2.048MHz LEDs.
- Due to the dual winding transformer, only the 120Ω line build-out configuration setting is needed to cover 75Ω E1 and 120Ω E1.

Quick Setup (Demo Mode)

- The PC loads the program, offering a choice among Demo Mode, Register View, and Terminal Mode. Select Demo Mode.
- The program requests a configuration file, then select between the displayed files. (DS2155_E1_DSNCOM_DRVR.cfg or DS2155_T1_DSNCOM_DRVR.cfg).
- The Demo Mode screen appears. Upon external loopback, the LOS and OOF indicators extinguish.

Quick Setup (Register View)

- The PC loads the program, offering a choice among Demo Mode, Register View, and Terminal Mode. Select Register View.
- The program requests a definition file, then select DS2155.def.
- The Register View screen appears, showing the register names, acronyms, and values.
- Predefined register settings for several functions are available as initialization files.
 - INI files are loaded by selecting the menu File→Reg Ini File→Load Ini File.
 - Load the INI file DS2155_T1_BERT_ESF.ini.
 - After loading the INI file the following may be observed:
The RLOS LED extinguishes upon external loopback.
The DS2155/DS2156 begins transmitting a Daly pattern. When external loopback is applied, the BERT bit-count registers BBC1–3 and BEC1–3 may be updated by clearing and setting BC1.LC and clicking the Read All button.

Miscellaneous:

- Clock frequencies and certain pin bias levels are provided by a register-mapped CPLD, which is on the DS2155/DS2156 daughter card.
- The definition file for this CPLD is named DS215x_35x_CPLD_V2.def. See the [CPLD Register Map](#) section for definitions.
- All files referenced above are available for download at www.maxim-ic.com/DS2155DK.

Sample UTOPIA II Configuration (DS2156 Only)

The following register settings configure the DS2156 daughter card for UTOPIA II, single CLAV, 8-bit mode on PHY port 0. UTOPIA II bus connection is provided by header J1 (Tx) and header J2 (Rx).

After configuring the following registers toggle the MSTREG.URST bit to reset the UTOPIA II core.

UTOPIA II Setup, Register Settings for daughter card CPLD

NAME	VALUE	NAME	VALUE
SWITCH 1	0x0F	SWITCH 4	0x0F
SWITCH 2	0x03	LEVELS	0x07
SWITCH 3	0x0F		

UTOPIA II Setup, Register Settings for DS2156 E1 Configuration

NAME	VALUE	NAME	VALUE
MSTREG	0x02	LBCR	0x00
E1RCR1	0x68	TAF	0x9B
E1RCR2	0x00	TNAF	0xC0
E1TCR1	0x15	LIC1	0x11
E1TCR2	0x00	LIC2	0x90
CCR1	0x00	LIC3	0x00
CCR4	0x00	LIC4	0x00
IOCR1	0x00		
IOCR2	0x00		

UTOPIA II Setup, Register Settings for DS2156 UTOPIA II Configuration

NAME	VALUE	NAME	VALUE
U_TCFR	0x01	U_RCR2	0x0
U_TCR1	0x05	U_TIUPB	0x0
U_TCR2	0x00	PCPR	0x22
U_RCFR	0x01	PCDR1, 2, 3, 4	0x0
U_RCR1	0x01		

REGISTER MAP

The DK101 daughter card address space begins at 0x81000000.

The DK2000 daughter card address space begins at:

- 0x30000000 for slot 0
- 0x40000000 for slot 1
- 0x50000000 for slot 2
- 0x60000000 for slot 3

All offsets given in [Table 1](#) are relative to the beginning of the daughter card address space.

Table 1. Daughter Card Address Map

OFFSET	DEVICE	DESCRIPTION
0X0000 to 0X0015	CPLD	Board identification and clock/signal routing
0X1000 to 0X10ff	Single-Chip Transceiver	Board is populated with one of the following: DS2156, DS2155, DS21352, or DS21354. Please see data sheet for details.

Registers in the CPLD can be easily modified using the ChipView.exe, a host-based user interface software along with the definition file named *DS215x_35x_CPLD_V2.def*. Definition files for the SCT are named *DS2155.def*, *DS21352.def*, or *DS21354.def*, depending on the board population option.

CPLD Register Map

Table 2. CPLD Register Map

OFFSET	NAME	TYPE	DESCRIPTION
0X0000	BID	Read-Only	Board ID
0X0002	XBIDH	Read-Only	High-Nibble Extended Board ID
0X0003	XBIDM	Read-Only	Middle-Nibble Extended Board ID
0X0004	XBIDL	Read-Only	Low-Nibble Extended Board ID
0X0005	BREV	Read-Only	Board FAB Revision
0X0006	AREV	Read-Only	Board Assembly Revision
0X0007	PREV	Read-Only	PLD Revision
0X0011	SWITCH1	Read-Write	Pin to 1.544MHz
0X0012	SWITCH2	Read-Write	Pin to 2.048MHz
0X0013	SWITCH3	Read-Write	Pin-to-Pin Connect
0X0014	SWITCH4	Read-Write	Pin-to-Pin Connect
0X0015	LEVELS	Read-Write	Set Level On Pin 1 = 3.3V

ID Registers

OFFSET	NAME	TYPE	VALUE	DESCRIPTION
0X0000	BID	Read-Only	0xD	Board ID
0X0002	XBIDH	Read-Only	0x0	High-Nibble Extended Board ID
0X0003	XBIDM	Read-Only	0x0	Middle-Nibble Extended Board ID
0X0004	XBIDL	Read-Only	0x5	Low-Nibble Extended Board ID
0X0005	BREV	Read-Only	Displays current FAB revision	Board FAB Revision
0X0006	AREV	Read-Only	Displays current assembly revision	Board Assembly Revision
0X0007	PREV	Read-Only	Displays current PLD firmware revision	PLD Revision

Control Registers

The control registers are used primarily to control several banks of FET switches that route clocks and backplane signals. Please note that certain register settings cause line contention, e.g., setting SWITCH1.4 and SWITCH2.4 both to 0 would drive MCLK with both 1.544MHz and 2.048MHz.

SWITCH1: PIN TO 1.544MHz (OFFSET = 0x0011) INITIAL VALUE = 0xF

(MSB)	—	—	—	—	MCLK	TCLK	RYSCLK	TSYSCLK	(LSB)
—	—	—	—	—					

NAME	POSITION	FUNCTION
MCLK	SWITCH1.3	0 = Connect MCLK to the 1.544MHz clock 1 = Open Switch 1.4
TCLK	SWITCH1.2	0 = Connect TCLK to the 1.544MHz clock 1 = Open Switch 1.3
RYSCLK	SWITCH1.1	0 = Connect RYSCLK to the 1.544MHz clock 1 = Open Switch 1.2
TSYSCLK	SWITCH1.0	0 = Connect TSYSCLK to the 1.544MHz clock 1 = Open Switch 1.1

SWITCH2: PIN TO 2.048MHz (Offset = 0X0012) INITIAL VALUE = 0x3

(MSB)	—	—	—	—	MCLK	TCLK	R SYSCLK	T SYSCLK	(LSB)
-------	---	---	---	---	------	------	----------	----------	-------

NAME	POSITION	FUNCTION
MCLK	SWITCH2.3	0 = Connect MCLK to the 2.048MHz clock 1 = Open Switch 2.4
TCLK	SWITCH2.2	0 = Connect TCLK to the 2.048MHz clock 1 = Open Switch 2.3
R SYSCLK	SWITCH2.1	0 = Connect R SYSCLK to the 2.048MHz clock 1 = Open Switch 2.2
T SYSCLK	SWITCH2.0	0 = Connect T SYSCLK to the 2.048MHz clock 1 = Open Switch 2.1

SWITCH3: PIN-TO-PIN CONNECT (Offset = 0X0013) INITIAL VALUE = 0xF

(MSB)	—	—	—	—	TSS_RS	TCL_RC	RSY_RC	TSY_RC	(LSB)
-------	---	---	---	---	--------	--------	--------	--------	-------

NAME	POSITION	FUNCTION
TSS_RS	SWITCH3.3	0 = Connect TSSYNC to RSYNC 1 = Open Switch 3.4
TCL_RC	SWITCH3.2	0 = Connect TCLK to RCLK 1 = Open Switch 3.3
RSY_RC	SWITCH3.1	0 = Connect R SYSCLK to RCLK 1 = Open Switch 3.2
TSY_RC	SWITCH3.0	0 = Connect T SYSCLK to RCLK 1 = Open Switch 3.1

SWITCH4: PIN-TO-PIN CONNECT (Offset = 0X0014) INITIAL VALUE = 0x3

(MSB)	—	—	—	—	UTCLK_2048	UT_CLK_2048	RSER_TSER	R SYNC_TSYNC	(LSB)
-------	---	---	---	---	------------	-------------	-----------	--------------	-------

NAME	POSITION	FUNCTION
URCLK_2048	SWITCH4.3	0 = Connect UR_CLK (TSSYNC) to 2.048MHz 1 = Open Switch 4.4
UTCLK_2048	SWITCH4.2	0 = Connect UT_CLK (TCHCLK) to 2.048MHz 1 = Open Switch 4.3
RSER_TSER	SWITCH4.1	0 = Connect RER to TSER 1 = Open Switch 4.2
R SYNC_TSYNC	SWITCH4.0	0 = Connect R SYNC to TSYNC 1 = Open Switch 4.1

LEVELS: SET LEVEL ON PIN (Offset = 0X0015) INITIAL VALUE = 0x6

(MSB)	(LSB)						
—	—	—	—	—	BP_EN	PPCTDM_EN	TUSEL

NAME	POSITION	FUNCTION
—	LEVELS1.3	—
BP_EN	LEVELS1.2	0 = Enable IDT switches that connect the UTOPIA bus to daughter card header
PPCTDM_EN	LEVELS1.1	0 = Enable IDT switches that connect the TDM bus to the daughter card header
TUSEL	LEVELS1.0	0 = Set DS2156.TUSEL to enable TDM backplane 1 = Set DS2156.TUSEL to enable UTOPIA backplane

Note: When the UTOPIA backplane is enabled (LEVELS.TUSEL = 1) there is a possibility for contention between the UTOPIA bus master and TSYCLK, TSER, and RSER. To avoid this, the following switches should be opened when the UTOPIA backplane is enabled: SWITCH1.0, SWITCH2.0, SWITCH3.0, and SWITCH4.1

DS2155/DS2156 INFORMATION

For more information about the DS2155 and DS2156, please consult the DS2155 and DS2156 data sheets available on our website at www.maxim-ic.com/DS2155 and www.maxim-ic.com/DS2156. Software downloads are also available for this design kit.

DS2155DK/DS2156DK INFORMATION

For more information about the DS2155DK and DS2156DK, including software downloads, please consult the DS2155DK/DS2156DK data sheet available on our website at www.maxim-ic.com/DS2155DK.

TECHNICAL SUPPORT

For additional technical support, please e-mail your questions to telecom.support@dalsemi.com.

SCHEMATICS

The DS2155DK/DS2156DK schematics are featured in the following 13 pages.

DOCUMENT REVISION HISTORY

REVISION DATE	DESCRIPTION
032503	Initial DS2155DK/DS2156DK data sheet release.
060303	Updated the <i>Title</i> , <i>General Description</i> , <i>Features</i> , and <i>Basic Operation</i> sections; "TIM" replaced with "daughter card."
012705	Updated schematics (removed component values for Fuse and Sidactor; see <i>Component List</i>).
110106	Updated schematics.

DS2156, DS2155, DS2135Y DESIGN HANDBOOK

C

B

D

C

B

D

A

CONTENTS

1. COVER PAGE
2. SCT POPULATION OPTION (DS2155, DS2156, DS21352 OR DS21354)
3. TX AND RX ANALOG PATHS
4. TIM ADDRESS AND DATA BUS
5. CPLD ADDRESS DATA CONNECTIONS, BIAS LEVELS FOR SCT
6. UTOPIA: TIM HEADER AND BUS SWITCHES
7. TESTPOINTS FOR UTOPIA 2
8. UTOPIA: NETLIST ASSOCIATIONS
9. SWITCHING FOR CLOCKS AND TDM
10. SUPPLY DECOUPLING
11. SCT TESTPOINTS
12. NETLIST CROSS-REFERENCE
13. PART CROSS-REFERENCE


A


A


TITLE:	DS2156DK02A0	DATE:	10/04/02
ENGINEER:	STEVE SCULLY	PAGE:	1 / 13


1
2
3
4
5
6
7
8
9
10
11
12
13


1















D

J2

J1


CONN_50P1



ADTECH RX

ADTECH TX


CONN_50P1



ADTECH RX

ADTECH TX

CONN_50P1





CONN_50P1

TITLE:	DS2156DK02A0	DATE:	10/04/02
ENGINEER:	STEVE SCULLY	PAGE:	7 / 13
1	2	3	4
5	6	7	8



CONN_50P1







TITLE:	DS2156DK02A0
ENGINEER:	STEVE SCULLY
PAGE:	10 / 13
	1



D

C

B

A

1

2

3

4

5

6

7


8

D

C

B

A



<p>TITLE: DS2156DK02A0</p> <p>ENGINEER: STEVE SCULLY</p>	<p>DATE: 10/04/02</p> <p>PAGE: 11 / 13</p>
----------------------------------------------------------	--------------------------------------------

*** Signal Cross-Reference for the entire design ***

BCLK	2CB < 11C7>	RLINK	2D6 > BB7 > 11D6>	BB4 > 2B8 < 5AB < 11B7>	TNEGI	BB4 > 2B8 < 5AB < 11B7>
A0	4CB < 5C4 <> 2B3 < 11B3 <	RLOS_LOTC	2C3 < 5B2 <> 11C3>	BB4 > BA4 < 11B7>	TNEG0	BB4 > BA4 < 11B7>
A1	4CB < 5C4 <> 2B3 < 11B3 <	RHSYNC	5A2 <>	BB4 > 2BB < 5AB < 11B7>	TPOSI	BB4 > 2BB < 5AB < 11B7>
A2	4CB < 5C4 <> 2B3 < 11B3 <	RNEG1	2A5 > BC7 > 11A5>	BB4 > 2BB < 5AB < 11C7<	TPSO	BB4 > 2BB < 5AB < 11C7<
A3	4CB < 5C4 <> 2B3 < 11B3 <	RNEG0	BB7 > 2CB < 5AB < 11C7>	BB4 > 2BB < 5AB < 11C7>	TRING	BB4 > 2BB < 5AB < 11C7>
A4	4CB < 5C4 <> 2B3 < 11B3 <	RPOSI	BB7 > 2CB < 5AB < 11C7<	BB4 > 2BB < 5AB < 11C7>	TSER	BB4 > 2BB < 5AB < 11C7>
A5	4CB < 5C4 <> 2B3 < 11B3 <	RPOSO	2CB < BA7 > 11C7>	BB4 > 2BB < 5AB < 11C7>	TSIG	BB4 > 2BB < 5AB < 11C7>
A6	4CB < 5C4 <> 2B3 < 11B3 <	RRING	3CB < 3BB < 11C7>	BB4 > 2BB < 5AB < 11C7>	TSSYNC	BB4 > 2BB < 5AB < 11C7>
A7	4CB < 5C4 <> 2B3 < 11B3 <	RSER	2A5 > BC7 > 9B3 < 11A5>	BB4 > 2BB < 5AB < 11A5>	TSTRST	BB4 > 2BB < 5AB < 11A5>
AB	4CB < 5C4 <> 2B3 < 11B3 <	RS16	2A5 > BD7 > 11A4>	BB4 > 2BB < 5AB < 11A4>	TSYSLK	BB4 > 2BB < 5AB < 11A4>
A9	4B5 <> 7B1 <>	RS1GF	2A5 > BD7 > 11A4>	BB4 > 2BB < 5AB < 11A4>	TTIP	BB4 > 2BB < 5AB < 11A4>
A10	4C3 <> 7C3 <>	RSTNC	2D6 >> 9A6 >> 9B3 >> 9C1 >> 11D5 <>	BB4 > 2BB < 5AB < 11D5 <>	TUSEL	BB4 > 2BB < 5AB < 11D5 <>
A11	4C3 <> 5C1 <> 7C3 <>	RSYSCLK	5A6 <>	BB4 > 2BB < 5AB < 11D5 <>	TXADDR0	BB4 > 2BB < 5AB < 11D5 <>
A12	4C3 <> 5C1 <> 7B3 <>	RTIP	9B6 <>	BB4 > 2BB < 5AB < 11D5 <>	TXADDR1	BB4 > 2BB < 5AB < 11D5 <>
A13	4B3 <> 4B3 <> 7B3 <>	RWLT	9C3 <>	BB4 > 2BB < 5AB < 11D5 <>	TXADDR2	BB4 > 2BB < 5AB < 11D5 <>
A14	4B3 <> 4B3 <> 7B3 <>	RXADDR0	9D6 <>	BB4 > 2BB < 5AB < 11D5 <>	TXADDR3	BB4 > 2BB < 5AB < 11D5 <>
A15	4B3 <> 4B3 <> 7B3 <>	RXADDR1	9E6 <>	BB4 > 2BB < 5AB < 11D5 <>	TXADDR4	BB4 > 2BB < 5AB < 11D5 <>
BPLCK	2A5 > BD4 > 11A4>	RXADDR2	9F6 <>	BB4 > 2BB < 5AB < 11D5 <>	TXA_0	BB4 > 2BB < 5AB < 11D5 <>
BPEEN	5C1 > 6B6 < 6C2 < 6C5 <	RXADDR3	9G6 <>	BB4 > 2BB < 5AB < 11D5 <>	TXA_1	BB4 > 2BB < 5AB < 11D5 <>
BT_S	5D4 > 5A6 < 11A3 <	RXADDR4	9H6 <>	BB4 > 2BB < 5AB < 11D5 <>	TXA_2	BB4 > 2BB < 5AB < 11D5 <>
CLK1544_T	7B3 <> 9DB <> 4B2 <>	RXA_0	9I6 <>	BB4 > 2BB < 5AB < 11D5 <>	TXA_3	BB4 > 2BB < 5AB < 11D5 <>
CLK2048	5D3 > 9B3 <> 9B3 <>	RXA_1	9J6 <>	BB4 > 2BB < 5AB < 11D5 <>	TXA_4	BB4 > 2BB < 5AB < 11D5 <>
CLK163B4_T	4B4 > 5D3 > 7B3 <>	RXA_2_RXCLAV_1	9K6 <>	BB4 > 2BB < 5AB < 11D5 <>	TXCLAV_0	BB4 > 2BB < 5AB < 11D5 <>
C5	5B4 <> 2C3 < 11C3 <	RXA_3_RXCLAV_2	9L6 <>	BB4 > 2BB < 5AB < 11D5 <>	TXCLAV_1	BB4 > 2BB < 5AB < 11D5 <>
C5_T	4B8 > 5B1 > 7B3 <>	RXA_4_RXCLAV_3	9M6 <>	BB4 > 2BB < 5AB < 11D5 <>	TXCLAV_2	BB4 > 2BB < 5AB < 11D5 <>
D_ADO	2B3 <> 5D1 <> 11B3 <>	RXCLAV_0	9N6 <>	BB4 > 2BB < 5AB < 11D5 <>	TXCLAV_3	BB4 > 2BB < 5AB < 11D5 <>
D_ADI1	2C3 <> 4B6 <> 5C1 <> 11B3 <>	RXDATA_0	9P6 <>	BB4 > 2BB < 5AB < 11D5 <>	TXDATA_0	BB4 > 2BB < 5AB < 11D5 <>
D_ADI2	2C3 <> 4B6 <> 5C1 <> 11C3 <>	RXDATA_1	9Q6 <>	BB4 > 2BB < 5AB < 11D5 <>	TXDATA_1	BB4 > 2BB < 5AB < 11D5 <>
D_AD3	2C3 <> 4B6 <> 5C1 <> 11C3 <>	RXDATA_2	9R6 <>	BB4 > 2BB < 5AB < 11D5 <>	TXDATA_2	BB4 > 2BB < 5AB < 11D5 <>
D_AD4	2C3 <> 4B6 <> 5C1 <> 11C3 <>	RXDATA_3	9S6 <>	BB4 > 2BB < 5AB < 11D5 <>	TXDATA_3	BB4 > 2BB < 5AB < 11D5 <>
D_ADS	2C3 <> 4B6 <> 5C1 <> 11C3 <>	RXDATA_4	9T6 <>	BB4 > 2BB < 5AB < 11D5 <>	TXDATA_4	BB4 > 2BB < 5AB < 11D5 <>
D_ADG5	2C3 <> 4B6 <> 5C1 <> 11C3 <>	RXDATA_5	9U6 <>	BB4 > 2BB < 5AB < 11D5 <>	TXDATA_5	BB4 > 2BB < 5AB < 11D5 <>
D_ADG6	2C3 <> 4B6 <> 5C1 <> 11C3 <>	RXDATA_6	9V6 <>	BB4 > 2BB < 5AB < 11D5 <>	TXDATA_6	BB4 > 2BB < 5AB < 11D5 <>
D_ADG7	2C3 <> 4B6 <> 5C1 <> 11C3 <>	RXDATA_7	9W6 <>	BB4 > 2BB < 5AB < 11D5 <>	TXDATA_7	BB4 > 2BB < 5AB < 11D5 <>
ES1ERD	2A5 <> 11A4 >> 5A8 <>	RXENA	9X6 <>	BB4 > 2BB < 5AB < 11D5 <>	TXENA	BB4 > 2BB < 5AB < 11D5 <>
ES1BS0	2A6 <> 11A6 >>	RXENB	9Y6 <>	BB4 > 2BB < 5AB < 11D5 <>	TXENB	BB4 > 2BB < 5AB < 11D5 <>
ES1BS1	2A6 <> 11A5 >>	RXPRTY	9Z6 <>	BB4 > 2BB < 5AB < 11D5 <>	TXPRTY	BB4 > 2BB < 5AB < 11D5 <>
INT_INDICATOR	2A2 <> 5A2 <> 11C3 >> 5A5 <>	RXSOC	6B5 <>	BB4 > 2BB < 5AB < 11D5 <>	TXSOC	BB4 > 2BB < 5AB < 11D5 <>
JTRST	2A8 <> 11A7 <>	SNIM_B2	6B7 <>	BB4 > 2BB < 5AB < 11D5 <>	UR_ADDR0	BB4 > 2BB < 5AB < 11D5 <>
LIUC	2B4 <> 5A2 <> 11B7 <>	SNIM_B3	6C2 <>	BB4 > 2BB < 5AB < 11D5 <>	UR_ADDR1	BB4 > 2BB < 5AB < 11D5 <>
MCLK	9B6 <> 2A4 <> 11A5 <>	SNIM_B4	6C2 <>	BB4 > 2BB < 5AB < 11D5 <>	UR_ADDR2	BB4 > 2BB < 5AB < 11D5 <>
MUX	5C1 <> 9A3 <> 2A3 <> 11A3 <>	SNM_B5	6C2 <>	BB4 > 2BB < 5AB < 11D5 <>	UR_ADDR3	BB4 > 2BB < 5AB < 11D5 <>
NIMD13	2B8 <> 5A8 <> 11A7 <>	SNM_B6	6D2 <>	BB4 > 2BB < 5AB < 11D5 <>	UR_ADDR4	BB4 > 2BB < 5AB < 11D5 <>
NIMD14	4B2 <> 4C2 <> 11A7 <>	SNM_B7	6E2 <>	BB4 > 2BB < 5AB < 11D5 <>	UR_ADDR5	BB4 > 2BB < 5AB < 11D5 <>
NIMD15	9B6 <> 4B2 <> 11A7 <>	SNM_B8	6F2 <>	BB4 > 2BB < 5AB < 11D5 <>	UR_ADDR6	BB4 > 2BB < 5AB < 11D5 <>
NIMD16	5C1 <> 4B2 <> 11A7 <>	SNM_B9	6G2 <>	BB4 > 2BB < 5AB < 11D5 <>	UR_ADDR7	BB4 > 2BB < 5AB < 11D5 <>
NIMD17	4B2 <> 4B2 <> 11A7 <>	SNM_B10	6H2 <>	BB4 > 2BB < 5AB < 11D5 <>	UR_ADDR8	BB4 > 2BB < 5AB < 11D5 <>
NIMD18	4B2 <> 4B2 <> 11A7 <>	SNM_B11	6I2 <>	BB4 > 2BB < 5AB < 11D5 <>	UR_ADDR9	BB4 > 2BB < 5AB < 11D5 <>
NIMD19	4B2 <> 4B2 <> 11A7 <>	SNM_B12	6J2 <>	BB4 > 2BB < 5AB < 11D5 <>	UR_ADDR10	BB4 > 2BB < 5AB < 11D5 <>
NIMD20	4B2 <> 4B2 <> 11A7 <>	SNM_B13	6K2 <>	BB4 > 2BB < 5AB < 11D5 <>	UR_ADDR11	BB4 > 2BB < 5AB < 11D5 <>
NIMD21	4B2 <> 4B2 <> 11A7 <>	SNM_B14	6L2 <>	BB4 > 2BB < 5AB < 11D5 <>	UR_ADDR12	BB4 > 2BB < 5AB < 11D5 <>
NIMD22	4B2 <> 4B2 <> 11A7 <>	SNM_B15	6M2 <>	BB4 > 2BB < 5AB < 11D5 <>	UR_ADDR13	BB4 > 2BB < 5AB < 11D5 <>
NIMD23	4B2 <> 4B2 <> 11A7 <>	SNM_B16	6N2 <>	BB4 > 2BB < 5AB < 11D5 <>	UR_ADDR14	BB4 > 2BB < 5AB < 11D5 <>
NIMD24	4B2 <> 4B2 <> 11A7 <>	SNM_B17	6O2 <>	BB4 > 2BB < 5AB < 11D5 <>	UR_ADDR15	BB4 > 2BB < 5AB < 11D5 <>
NIMD25	4B2 <> 4B2 <> 11A7 <>	SNM_B18	6P2 <>	BB4 > 2BB < 5AB < 11D5 <>	UR_ADDR16	BB4 > 2BB < 5AB < 11D5 <>
NIMD26	4B2 <> 4B2 <> 11A7 <>	SNM_B19	6Q2 <>	BB4 > 2BB < 5AB < 11D5 <>	UR_ADDR17	BB4 > 2BB < 5AB < 11D5 <>
NIMD27	4B2 <> 4B2 <> 11A7 <>	SNM_B20	6R2 <>	BB4 > 2BB < 5AB < 11D5 <>	UR_ADDR18	BB4 > 2BB < 5AB < 11D5 <>
NIMD28	4B2 <> 4B2 <> 11A7 <>	SNM_B21	6S2 <>	BB		

*** Part Cross-Reference for the entire design ***

1	DS2156_TQFP 11D7	R7	RES	9B4									
	C1 CAP 10B5	RB	RES1	5A2									
D	C2 CAP 10B3	R9	RES1	5A7									
	C3 CAP 10B2	R10	RES1	5A7									
	C4 CAP 10B2	R11	RES1	5A2									
	C5 CAP 10B2	R12	RES	6D5									
	C6 CAP 10B2	R13	RES1	5B6									
	C7 CAP 3D6	R14	RES1	7B4									
	C8 CAP 10B4	R15	RES1	5B6									
	C9 CAP 10B4	R16	RES1	5A7									
	C10 CAP 10B4	R17	RES1	5B6									
	C11 CAP 10B4	R18	RES1	5A6									
	C12 CAP 10B2	R19	RES1	5A6									
	C13 CAP BA1	R21	RES1	7A8									
	C14 CAP BA1	R22	RES1	5A7									
	C15 CAP 10B3	R23	RES1	5B6									
	C16 CAP 10B3	R24	RES1	5B8									
	C17 CAP 10B2	R25	RES1	5D7									
	C18 CAP 10B3	R26	RES1	5DB									
	C19 CAP 10B3	R27	RES1	5D8									
	C20 CAP 10B2	R28	RES1	5A7									
	C21 CAP 10B2	R29	RES1	5A6									
	C22 CAP 10B5	R30	RES	5A3									
	C23 CAP 3A6	R31	RES	5A3									
	C24 CAP 3C5	R32	RES1	5A6									
	C25 CAP 3E5	R33	RES1	B11									
	C26 CAP 3A5	R34	RES1	B11									
	C27 CAP 3D5	R35	RES	5A3									
	C28 CAP 10B4	R36	RES	5A3									
	C29 CAP 10B4	R37	RES1	5A6									
	C30 CAP 10B6	R38	RES	5A7									
	C31 CAP 10B6	R39	RES	5A3									
	C32 CAP 10B5	R40	RES	5A3									
	C33 CAP 10B5	R41	RES	5A3									
	C34 CAP 10B5	R42	RES	5A4									
	C35 CAP 10B6	R43	RES	5A3									
	C36 CAP 10B6	R44	RES1	5A7									
	DS1 LED 9B4	R45	RES	5A3									
	DS2 LED 5A2	R46	RES1	5B7									
	DS3 LED 5A2	R47	RES1	5A7									
	DS4 LED 6D5	R48	RES1	5A8									
	DS5 LED 5A3	R49	RES1	5A7									
	DS6 LED 5A4	R50	RES	5A3									
	DS11 LED 5A4	R51	RES	5B4									
	DS12 LED 5A3	R52	RES	5B4									
	DS13 LED 5A3	R53	RES	5A3									
	DS14 LED 5A3	R54	RES	5A3									
	DS15 LED 5A3	R55	RES	3B6									
	DS16 LED 5B6	R56	RES	3B5									
	DS17 LED 5A3	R57	RES1	5A5									
	DS18 LED 5A3	R58	RES1	5A7									
	F1 FUSE 3B4	R59	RES	3C3									
	F2 FUSE 3B4	R60	RES	3B5									
	F3 FUSE 3D4	R61	RES1	5A7									
	F4 FUSE 3C4	R62	RES	3B5									
	F5 FUSE 3D4	R63	RES	TP2	TSTPNT_SNG 7B2								
	F6 FUSE 3A3	R64	RES	TP3	TSTPNT_SNG 7B2								
	J1 CONN_5OP1 7D7	R65	RES	TP4	TSTPNT_SNG 7C2								
	J2 CONN_5OP1 7D7	R66	RES	TP5	TSTPNT_SNG 7C2								
	J3 CONN_BANTAM_LPC 3C1	R67	RES	TP6	TSTPNT_SNG 7B2								
	J4 CONN_BANTAM_LPC 3C1	R68	RES	TP7	TSTPNT_SNG 5D2								
	J5 CONN_BNC_SPIN 3A3	R69	RES	TP8	TSTPNT_SNG 7B2								
	J6 CONN_BNC_SPIN 3D2	R70	RES	TP9	TSTPNT_SNG 7B2								
	J7 CONN_5OP2 6D4	R71	RES	TP10	TSTPNT_SNG 7B2								
	J8 CONN_5OP2 4D3	R72	RES	TP11	TSTPNT_SNG 7B2								
	J9 CONN_5OP2 4D7	R73	RES	TP12	TSTPNT_SNG 5D2								
	JT10 CONN_10P 5CB	R74	RES	TP13	TSTPNT_SNG 5D2								
	L1 CHOKE_DUAL_T1 3B4	R75	RES	TP14	TSTPNT_SNG 5A6								
	R1 RES1 4B2	R76	RES	TP15	TSTPNT_SNG 5A6								
	R2 RES 4B2	R77	RES	TP16	TSTPNT_SNG 7B2								
	R3 RES 3B7	R78	RES	TP17	TSTPNT_SNG 5D2								
	R4 RES 6A2	R79	RES	TP18	TSTPNT_SNG 5A6								
	R5 RES 6C2	R80	RES	TP20	TSTPNT_SNG 7B2								
	R6 RES 5A7	R81	RES	TP21	TSTPNT_SNG 7B2								

*** Part Cross-Reference for the entire design ***

1	DS2156_TQFP 11D7	R7	RES	9B4									
	C1 CAP 10B5	RB	RES1	5A2									
D	C2 CAP 10B3	R9	RES1	5A7									
	C3 CAP 10B2	R10	RES1	5A7									
	C4 CAP 10B2	R11	RES1	5A2									
	C5 CAP 10B2	R12	RES	6D5									
	C6 CAP 10B2	R13	RES1	5B6									
	C7 CAP 3D6	R14	RES1	7B4									
	C8 CAP 10B4	R15	RES1	5B6									
	C9 CAP 10B4	R16	RES1	5A7									
	C10 CAP 10B4	R17	RES1	5B6									
	C11 CAP 10B4	R18	RES1	5A6									
	C12 CAP 10B2	R19	RES1	5A6									
	C13 CAP BA1	R21	RES1	7A8</td									