

FEDL9272-01

Issue Date: April. 27, 2006

ML9272

40-Bit Vacuum Fluorescent Display Tube Grid/Anode Driver

GENERAL DESCRIPTION

The ML9272 is a monolithic IC designed for directly driving the grids and anodes of the vacuum fluorescent display tube. The device contains a 40-bit bidirectional shift register, a 40-bit latch circuit, and 40-output circuit on a single chip.

Display data is serially stored in the shift register at the rising edge of a CLOCK pulse.

Setting the \overline{CL} pin low allows all the driver outputs to be driven low, which makes it possible to set the display blanking.

Also, setting both of the \overline{CL} and CHG pins high allows all the driver outputs to be driven high, which provides the easy testing of all lights after final assembly of a VFD tube panel.

The ML9272 is compatible with the MSC1162A.

FEATURES

• Logic Supply Voltage (V_{DD}) : 3.3V±10%or5V±10%

• Driver Supply Voltage (V_{DISP}) : 65V

• Driver Output Current $: I_{OHVH1}$ (Only one driver output: "H") : -40 mA

I_{OHVH2} (All the driver outputs:"H") : -2mA

 $I_{OHVL} \qquad : 1 mA \\$


• Directly connected to VFD tube without pull-down resistors

• Data transfer speed : 5MHz


• Package:

60-pin plastic SSOP (SSOP60-P-700-0.65-BK)(Product name: ML9272MB)

BLOCK DIAGRAM



PIN CONFIGURATION (TOP VIEW)



NC: No-connection pin

60-Pin Plastic SSOP

PIN DESCRIPTION

Symbol	Туре	Description			
CLK	I	Shift register clock input pin. Shift register reads data through DIN while the CLK pin is in a low state and the data in the shift register is shifted from one stage to the next stage at the rising edge of the clock.			
DIN	I	Serial data input pin of the shift register. Display data (positive logic) is input through the DIN pin in synchronization with clock.			
DOUT	0	Serial data output pin of the shift register. Data is output through the DOUT pin in synchronization with the CLK signal. When R/L = High, the data of PO40 in the shift register is output through the DOUT pin. When R/L = Low, the data of PO1 in the shift register is output through the DOUT pin.			
LS	I	Latch strobe input pin When LS is high, the parallel output data (PO1-40) of the shift register read out. When LS goes from high to low, the parallel output data (PO1-40) of the shift register is held.			
CL	I	Clear input pin with a built-in pull-up resistor The \overline{CL} pin is normally being set high. If the \overline{CL} pin is high and the CHG pin is low, the driver outputs (HV01 to HV40) are in phase with the corresponding latch outputs (O1 to O40). If the \overline{CL} pin is high and the CHG pin is high, the driver outputs (HV01 to HV40) are high irrespective of the states of the latch outputs. If the \overline{CL} pin is set low, the driver outputs are driven low irrespective of the states of the CHG pin and latch outputs. This allows display blanking to be set.			
CHG	I	Input for testing (with a pull-down resistor) The CHG pin is normally being set low. If the CHG pin is low and the $\overline{\text{CL}}$ pin is high, the driver outputs (HV01 to HV40) are in phase with the corresponding latch outputs (O1 to O40). If the CHG pin is low and the $\overline{\text{CL}}$ pin is low, the driver outputs (HV01 to HV40) are low irrespective of the states of the latch outputs. If the CHG pin is set high and the $\overline{\text{CL}}$ pin is high, the driver outputs are driven high irrespective of the states of the latch outputs. This provides the easy testing of all lights after final assembly.			
HVO1-40	0	High voltage driver outputs for driving a VFD tube The driver outputs are in phase with the corresponding latch outputs (O1 to O40). The direct connection to the grid or anode of a VFD tube eliminates pull-down resistors.			
V_{DISP}	_	Power supply pin for driver circuits of VFD tube			
V_{DD}	_	Power supply pin for logic			
D-GND	_	GND pin for driver circuits of a VFD tube. (D-GND) Since the D-GND is not connected to L-GND, connect this pin to the external L-GND.			
L-GND	_	GND pin for logic circuits. (L-GND) Since the L-GND pin is not connected to D-GND, connect this pin to the external D-GND.			
R/L	I	Data shift direction control pin with a built-in pull-up resistor.			

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rating	Unit
Logic Supply Voltage *1	V _{DD}	Applicable to the logic supply pin	-0.3 to +6.5	V
Driver Supply Voltage *1, *2	V _{DISP}	Applicable to the driver supply pin -0.3 to +70		V
Input Voltage	V _{IN}	Applicable to all input pins	-0.3 to V _{DD} +0.3	V
Data Output Voltage	V _{O1}	Applicable to the data output pin	-0.3 to V _{DD} +0.3	V
Driver Output Voltage	V _{O2}	Applicable to the driver output pin	-0.3 to V _{DISP} +0.3	V
Power Dissipation	P_D	Ta ≤ 105°C	266	mW
Package Thermal Resistance *3	Rj-a	_	75	°C/W
Storage Temperature	T _{STG}	_	-55 to +150	°C
Output Current	I ₀₁	HVO1 to HVO40	-50.0 to 2.0	mΛ
Output Current	I _{O2}	DOUT	-2.0 to 2.0	mA

Notes:

^{*1} Maximum Supply Voltage with respect to L-GND and D-GND

^{*2} Permanent damage may be caused if the voltage is supplied over the rating value.

^{*3} Package Thermal Resistance (between junction and ambient)
The junction temperature (Tj) expressed by the equation indicated below should not exceed 150°C.
Tj=P×Rj-a + Ta (P: Maximum power dissipation)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Supply Voltage (1)	V	When the power supply voltage is 5.0 V (typ.)	4.5	5.0	5.5	V
Supply Voltage (1)	V_{DD}	When the power supply voltage is 3.3 V (typ.)	3.0	3.3	3.6	٧
Supply Voltage (2)	V_{DISP}	Applicable to the driver supply voltage pin	10	_	65	٧
CLOCK Frequency	f _{CLK}	See the timing diagram	_	_	5	MHz
Operating Temperature	Та	_	-40	_	105	°C

ELECTRICAL CHARACTERISTICS

DC Characteristics

 $(V_{DD} = 3.0 \text{ to } 3.6 \text{V or } 4.5 \text{ to } 5.5 \text{V}, V_{DISP} = 10 \text{ to } 65 \text{V}, Ta = -40 \text{ to } +105 ^{\circ}\text{C})$

Parameter	Symbol	(55	Condition		Min.	Тур.	Max.	Unit	
- I Color of the C	.,,	A11.1	V _{DD} = 5.0	V_{DD} = 5.0 V \pm 10 %		_	_	V	
High Level Input Voltage	V _{IH}	All inputs	V_{DD} = 3.3 V ± 10 %		0.8 V _{DD}	_	_	V	
Low Level Input Voltage	V _{IL}	All inputs	V _{DD} = 5.0	V ± 10 %		_	$0.2V_{DD}$	V	
Low Level Input Voltage	V IL	All lilputs	$V_{DD} = 3.3$	V ± 10 %	1	_	0.2V _{DD}	V	
	I _{IH1}		CHG pin	V _{DD} = 5.0V	5	_	120	μА	
High Level Input Current	'IH1	$V_{I} = V_{DD}$		V _{DD} = 3.3V	2.5		40	μА	
	I _{IH2}		Other in	put pins	– 1	_	1	μА	
	la .		CL, R/L pin	V _{DD} = 5.0V	-80	_	-5	μА	
Low Level Input Current	I _{IL1}	V _I = 0V	CL, R/L pin	V _{DD} = 3.3V	– 40	_	-2.5	μА	
	I _{IL2}		Other input pins		– 1	_	1	μА	
	V _{OH1-1}	HVO1 to HVO40	I _{OH1-1} = -40mA, VDISP= 65V Only one output is high		V _{DISP} -5.0	_	_	V	
Driver High Level Output Voltage	V _{OH1-2}	HVO1 to HVO40	I _{OH1-2} = -2.0mA, VDISP= 65V All outputs are high		V _{DISP} -0.7	_	_	V	
	V_{OH2}	DOUT	$I_{OH2} = -0.1 \text{mA}$		V _{DD} -1.0	_	_	V	
Driver Low Level Output	V _{OL1}	HVO1 to HVO40	$I_{OL1} = 1.0 \text{mA}$			_	3.0	V	
Voltage	V_{OL2}	DOUT	I _{OL2} = 0.1mA		_	_	1.0	V	
				V _{DD} = 5.0±10% Input Data = "1" "0" "1"			_	2.5	mA
Supply Current (1) (Dynamic Mode)	I _{DD}	V_{DD}	V _{DD} = 3.3±10% Input Data = "1" "0" "1"			_	2.0	mA	
	I _{DISP}	V_{DISP}	Input Data =	"1" "0" "1"	_	_	0.5	mA	
	I _{DDS1}	V_{DD}	No Operation Ta = 25°C No Operation Ta = 85°C		_	_	1.0	μА	
Supply Current (2)	I _{DDS2}	V DD			_	_	10.0	μА	
(Static Mode)	I _{DISPS1}	.,	No Ope		_	_	1.0	μА	
	I _{DISPS2}	V_{DISP}	No Ope		_		20.0	μА	


AC Characteristics

 $(V_{DD}$ = 3.0 to 3.6V or 4.5 to 5.5V, V_{DISP} = 10 to 65V, Ta = -40 to +105°C)

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
CLOCK Pulse Width	t _{W(CLK)}	_	75	_		ns
DATA Setup Time	t _{SU(D-CLK)}	_	80	_		ns
DATA Hold Time	t _{H(CLK-D)}	_	50	_		ns
Latch Probe Pulse Width	tw _(LS)	_	80	_		ns
CHG Pulse Width	tw _(CHG)	_	6	_		μS
CL Pulse Width	tw _(CL)	_	6	_		μS
CLK-LS Delay Time	tsu _(CLK-LS)	_	50	_		ns
LS-CLK Delay Time	tsu _(LS-CLK)	_	0	_		ns
LS-CHG Delay Time	tsu _(LS-CHG)	_	0	_		μS
LS-CL Delay Time	tsu _(LS-\overline{CL})	_	0	_		μS
DATA OUT Delay Time	t _{PD}	C _{II} = 30 pF	_	_	300	ns
	t _{DLH}	C _{I d} = 100 pF	_	0.3	1.0	μS
All Output Delay Time	t _{DHL}	$t_R = 20 \text{ to } 80\%$ $t_F = 80 \text{ to } 20\%$	_	2.0	5.0	μS
All Output Clay Data	t _{TLH}	C _{I d} = 100 pF	_	0.3	1.0	μS
All Output Slew Rate	t _{THL}	$t_R = 20 \text{ to } 80\%$ $t_F = 80 \text{ to } 20\%$	_	2.0	5.0	μS

TIMING DIAGRAM

Symbol	V _{DD} = 3.3 V ±10%	V _{DD} = 5.0 V ±10%
V _{IH} / V _{IL}	0.8 V _{DD} / 0.2 V _{DD}	$0.7 V_{DD} / 0.3 V_{DD}$
	0.8 V _{DISP} / 0.2 V _{DISP}	0.8 V _{DISP} / 0.2 V _{DISP}
V_{OH}/V_{OL}	$0.8 V_{DD} / 0.2 V_{DD}$	$0.8 V_{DD} / 0.2 V_{DD}$



FUNCTIONAL DESCRIPTION

Function Table

Shift register

	Input			Shift Reg	ister Paral	llel Out		Output
CLK	R/L	DIN	PO1	PO2		PO39	PO40	DOUT
—	Х	Х		Not changed				Not changed
	Н	L	L	PO1n		PO38n	PO39n	PO40
	Н	Н	Н	PO1n		PO38n	PO39n	PO40
	L	L	PO2n	PO3n		PO40n	L	PO1
	L	Н	PO2n	PO3n		PO40n	Н	PO1

X: Don't Care

PO1n to PO40n: PO1 to PO40 data just before CLOCK rises.

Latch

Input	Shift Register Parallel Out	Latch Output
LS	POm	Om
L	X	Not changed
Н	L	L
Н	Н	Н


X: Don't Care, m: 1 to 40

Driver output

Inp	ut	Latch Output	Driver Output
CL	CHG	Om	HVOm
L	Х	Х	L
Н	Н	Х	Н
Н	L	L	L
Н	L	Н	Н

X: Don't Care, m: 1 to 40

POWER-ON/OFF TIMING



To prevent IC from malfunctioning, V_{DISP} should be applied after V_{DD} is applied. When turning off the power, V_{DD} should be applied after V_{DISP} is applied.

NOTES ON USE


- 1. Connect D-GND to L-GND externally to be an equal potential voltage.
- 2. The contents of the shift register are undefined when the power is applied.

Therefore, unnecessary driver outputs may be driven high just after power-on, and the VFD tube may flicker.

To avoid this, follow the procedures:

- 1) Apply the driver power supply after applying the logic power supply, with the $\overline{\text{CL}}$ pin remained low.
- 2) Start displaying by setting the $\overline{\text{CL}}$ pin high after putting display data from the shift register through the DIN pin.

PACKAGE DIMENSIONS



Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact ROHM's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

REVISION HISTORY

		Pa	ge	
Document No.	Date	Previous Edition	Current Edition	Description
PEDL9272-01	Dec. 21, 2005	_	_	Preliminary edition 1
		1	1	I_{OHVH2} (All the driver outputs:"H") : -7mA \rightarrow -2mA
PEDL9272-02	Mar. 17, 2006	7	7	$\begin{array}{l} \text{I}_{\text{IH1}} \ \text{MAX 80} \mu \text{A} \ \rightarrow \ 120 \mu \text{A} \\ \text{V}_{\text{OH1-1}} \ \text{MIN V}_{\text{DISP}}\text{-}4.0 \text{V} \ \rightarrow \text{V}_{\text{DISP}}\text{-}5.0 \text{V} \\ \text{V}_{\text{OH1-2}} \ \text{Condition} \ \text{I}_{\text{OH1-2}} = -7.0 \text{mA} \ \rightarrow \ -2.0 \text{mA} \end{array}$
		8	8	CHG Pulse Width , \overline{CL} Pulse Width Min $2\mu s \rightarrow 6\mu s$
FEDL9272-02	April. 27, 2006	_	ı	Final edition 1

NOTICE

No copying or reproduction of this document, in part or in whole, is permitted without the consent of LAPIS Semiconductor Co., Ltd.

The content specified herein is subject to change for improvement without notice.

The content specified herein is for the purpose of introducing LAPIS Semiconductor's products (hereinafter "Products"). If you wish to use any such Product, please be sure to refer to the specifications, which can be obtained from LAPIS Semiconductor upon request.

Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.

Great care was taken in ensuring the accuracy of the information specified in this document. However, should you incur any damage arising from any inaccuracy or misprint of such information, LAPIS Semiconductor shall bear no responsibility for such damage.

The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. LAPIS Semiconductor does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by LAPIS Semiconductor and other parties. LAPIS Semiconductor shall bear no responsibility whatsoever for any dispute arising from the use of such technical information.

The Products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices).

The Products specified in this document are not designed to be radiation tolerant.

While LAPIS Semiconductor always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons.

Please be sure to implement in your equipment using the Products safety measures to guard against the possibility of physical injury, fire or any other damage caused in the event of the failure of any Product, such as derating, redundancy, fire control and fail-safe designs. LAPIS Semiconductor shall bear no responsibility whatsoever for your use of any Product outside of the prescribed scope or not in accordance with the instruction manual.

The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller or other safety device). LAPIS Semiconductor shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a ROHM sales representative before purchasing.

If you intend to export or ship overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a license or permit under the Law.

Copyright 2006 - 2011 LAPIS Semiconductor Co., Ltd.