

Purpose

The RT7251A is a high-efficiency current mode synchronous step-down regulator that can deliver up to 1.5A output current from a wide input voltage range of 4V to 17V. This document explains the function and use of the RT7251A evaluation board (EVB) and provides information to enable operation and modification of the evaluation board and circuit to suit individual requirements.

Table of Contents

Purpose	1
Introduction	2
General Product Information	2
Key Performance Summary Table	3
Bench Test Setup Conditions	4
Headers Description and Placement	4
Test Points	4
Power-up & Measurement Procedure	5
Output Voltage Setting	5
Schematic, Bill of Materials and Board Layout	6
EVB Schematic Diagram	6
Bill of Materials	7
EVB Layout	8
More Information	12
Important Notice for Richtek Evaluation Board	12



Introduction

General Product Information

General Description

The RT7251A is a high efficiency, monolithic synchronous step-down DC/DC converter that operates at 340kHz and delivers up to 1.5A output current from a 4V to 17V input supply. The RT7251A's current mode architecture allows the transient response to be optimized. Cycle-by-cycle current limit provides protection against shorted outputs and soft-start eliminates input current surge during start-up. Fault conditions also include output under voltage protection, output over voltage protection, and thermal shutdown. The low current (<5µA) shutdown mode provides output disconnect, enabling easy power management in battery-powered systems. The RT7251A is available in a WDFN-8L 2x2 package.

Feature

- 4V to 17V Input Voltage Range
- 1.5A Output Current
- Internal N-MOSFETs
- Current Mode Control
- Fixed Frequency Operation: 340kHz
- Output Adjustable from 0.8V to 12V
- Up to 95% Efficiency
- Internal Compensation
- Stable with Low ESR Ceramic Output Capacitors
- Cycle-by-Cycle Over Current Protection
- Input Under Voltage Lockout
- Output Under Voltage Protection
- Output Over Voltage Protection
- Power Good Indicator
- Thermal Shutdown Protection
- RoHS Compliant and Halogen Free



Key Performance Summary Table

Key features	Evaluation board number: PCB005_V1		
Default Input Voltage	12V		
Max Output Current	1.5A		
Default Output Voltage	3.3V		
Default Marking & Package Type	RT7251AZQW (WDFN-8L 2x2)		
Operation Frequency	Steady 340kHz at all load currents		
Other Key Features	4V to 17V Input Voltage Range		
	Power Good Indicator		
	Tiny WDFN-8L 2x2 package		
Protection	Over Current Protection		
	Hiccup Mode Output Under-Voltage & Over-Voltage Protection		
	Thermal Shutdown		

UG7251AZQW-00 March 2014 www.richtek.com



Bench Test Setup Conditions

Headers Description and Placement



Please carefully inspect the EVB IC and external components, comparing them to the following Bill of Materials, to ensure that all components are installed and undamaged. If any components are missing or damaged during transportation, please contact the distributor or send e-mail to evb_service@richtek.com.

Test Points

The EVB is provided with the test points and pin names listed in the table below.

Test point/ Pin name	Signal	Comment (expected waveforms or voltage levels on test points)
VIN	Input voltage	Input voltage range= 4V to 17V
VOUT	Output voltage	Default output voltage = 3.3V
		Output voltage range= 0.8V to 12V
		(see "Output Voltage Setting" section for changing output voltage level)
SW	Switching node test point	SW waveform
EN	Enable test point	Enable signal. EN is automatically pulled high (by R4) to enable
		operation. Connect EN low to disable operation.
BS	Boot strap supply test point	Floating supply voltage for the high-side N-MOSFET switch
PG	Power Good test point	Power Good Indicator
V1	External Voltage for PG	External voltage terminal for PG pull-up voltage.
GND	Ground	Ground

UG7251AZQW-00 March 2014 www.richtek.com



Power-up & Measurement Procedure

- 1. Apply a 12V nominal input power supply $(4V < V_{IN} < 17V)$ to the VIN and GND terminals.
- 2. The EN voltage is pulled to logic high by R4 (100k Ω to VIN) to enable operation. Drive EN high (>2.5V) to enable operation or low (<0.4V) to disable operation.
- 3. Verify the output voltage (approximately 3.3V) between VOUT and GND.
- 4. Connect an external load up to 1.5A to the VOUT and GND terminals and verify the output voltage and current.

Output Voltage Setting

Set the output voltage with the resistive divider (R1, R2) between VOUT and GND with the midpoint connected to FB. The output is set by the following formula:


$$VOUT = 0.8 \times (1 + \frac{R1}{R2}) \text{ VOUT} = 0.8 \times (1 + \frac{R1}{R2})$$

The installed V_{OUT} capacitors (C4, C5) are $22\mu F$, 16V X5R ceramic types. Do not exceed their operating voltage range and consider their voltage coefficient (capacitance vs. bias voltage) and ensure that the capacitance is sufficient to maintain stability and provide sufficient transient response for your application. This can be verified by checking the output transient response as described in the RT7251 IC datasheet.



Schematic, Bill of Materials and Board Layout

EVB Schematic Diagram



C1, C2: 10µF/50V/X5R, 1206, TDK C3216X5R1H106K

C4, C5: 22µF/16V/X5R, 1210, Murata GRM32ER61C226K

L1: $15\mu H$ TAIYO YUDEN NR8040T150M, DCR= $50m\Omega$




Bill of Materials


Reference	Qty	Part number	Description	Package	Manufacture
U1	1	RT7251AZQW	DC-DC Converter	WDFN-8L 2x2	Richtek
C1, C2 2	C3216X5R1H106K160AB	10μF/±10%/50V/X5R	1206	TDK	
		Ceramic Capacitor			
C4, C5 2	2	CDM22ED64C226VE20#	22µF/±10%/16V/X5R	1210	Murata
	GRM32ER61C226KE20#	Ceramic Capacitor	1210	Murata	
C7 1	1	CDM22MD74LI402KA04#	10nF/±10%/50V/X7R	0000	Murata
	GRM32MR71H103KA01#	Ceramic Capacitor	0603	Murata	
C3, C6 2	2	04000\77541404\00004	0.1µF/±10%/50V/X7R	0000	TDV
	C1608X7R1H104K080AA	Ceramic Capacitor	0603	TDK	
C8, C9, C10	0		Not Installed	0603	
L1 1	NR8040T150M	15µH/2.7A/±20%,	8mmx8mmx4mm	TAIYO YUDEN	
LI	•	NK60401130W	DCR=50m Ω , Inductor	ommxommx4mm	TAITO TODEN
R1	1		110kΩ/±1%, Resistor	0603	
R2	1		$36k\Omega/\pm1\%$, Resistor	0603	
R3, R4	1		100kΩ/±1%, Resistor	0603	
CP1	1		Short		
D3, R6	0		Not Installed		
TP	6		Test Pin		
GP	4		Golden Pin		



EVB Layout




Top View (1st layer)




Bottom View (4th Layer)






Component Placement Guide—Component Side (1st layer)




PCB Layout—Component Side (1st Layer)







PCB Layout—Inner Side (2nd layer)



PCB Layout—Inner Side (3rd layer)



Component Placement Guide—Bottom Side (4th Layer)



PCB Layout—Bottom Side (4th Layer)



More Information

For more information, please find the related datasheet or application notes from Richtek website http://www.richtek.com.

Important Notice for Richtek Evaluation Board

THIS DOCUMENT IS FOR REFERENCE ONLY, NOTHING CONTAINED IN THIS DOCUMENT SHALL BE CONSTRUED AS RICHTEK'S WARRANTY, EXPRESS OR IMPLIED, UNDER CONTRACT, TORT OR STATUTORY, WITH RESPECT TO THE PRESENTATION HEREIN. IN NO EVENT SHALL RICHTEK BE LIABLE TO BUYER OR USER FOR ANY AND ALL DAMAGES INCLUDING WITHOUT LIMITATION TO DIRECT, INDIRECT, SPECIAL, PUNITIVE OR CONSEQUENTIAL DAMAGES.

UG7251AZQW-00 March 2014 www.richtek.com