### **STF18N60M2**



## N-channel 600 V, 0.255 Ω typ., 13 A MDmesh II Plus™ low Q<sub>g</sub> Power MOSFET in a TO-220FP package

Datasheet - production data





Figure 1. Internal schematic diagram



#### **Features**

Order code	V <sub>DS</sub> @ T <sub>Jmax</sub>	R <sub>DS(on)</sub> max	I <sub>D</sub>
STF18N60M2	650 V	0.28 Ω	13 A

- Extremely low gate charge
- Lower R<sub>DS(on)</sub> x area vs previous generation
- · Low gate input resistance
- 100% avalanche tested
- Zener-protected

#### **Applications**

- Switching applications
- LLC converters, resonant converters

### **Description**

This device is an N-channel Power MOSFET developed using a new generation of MDmesh  $^{\text{TM}}$  technology: MDmesh II Plus  $^{\text{TM}}$  low  $Q_g$ . This revolutionary Power MOSFET associates a vertical structure to the company's strip layout to yield one of the world's lowest on-resistance and gate charge. It is therefore suitable for the most demanding high efficiency converters.

Table 1. Device summary

Order code	Marking	Package	Packaging
STF18N60M2 18N60M2		TO-220FP	Tube

Contents STF18N60M2

## **Contents**

1	Electrical ratings	. 3
2	Electrical characteristics	. 4
	2.1 Electrical characteristics (curves)	6
3	Test circuits	. 8
4	Package mechanical data	9
5	Revision history	12

STF18N60M2 Electrical ratings

# 1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>GS</sub>	Gate-source voltage	± 25	V
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 25 °C	13 <sup>(1)</sup>	Α
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 100 °C	8 <sup>(1)</sup>	Α
I <sub>DM</sub> <sup>(2)</sup>	Drain current (pulsed)	52 <sup>(1)</sup>	Α
P <sub>TOT</sub>	Total dissipation at T <sub>C</sub> = 25 °C	25	W
dv/dt (3)	Peak diode recovery voltage slope	15	V/ns
dv/dt <sup>(4)</sup>	MOSFET dv/dt ruggedness	50	V/ns
V <sub>ISO</sub>	Insulation withstand voltage (RMS) from all three leads to external heat sink (t = 1 s,T <sub>C</sub> = 25 °C)	2500	V
T <sub>stg</sub>	Storage temperature	- 55 to 150	°C
T <sub>j</sub>	Max. operating junction temperature	- 55 to 150	O

- 1. Limited by maximum junction temperature
- 2. Pulse width limited by safe operating area
- 3.  $I_{SD} \leq$  13 A, di/dt  $\leq$  400 A/ $\mu$ s;  $V_{DS peak} < V_{(BR)DSS}$ ,  $V_{DD}$ =400 V.
- $4. \quad V_{DS} \leq 480 \ V$

Table 3. Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case max	5	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient max	62.5	°C/W

Table 4. Avalanche characteristics

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetetive or not repetetive (pulse width limited by $T_{jmax}$ )	3	Α
E <sub>AS</sub>	Single pulse avalanche energy (starting T <sub>j</sub> =25°C, I <sub>D</sub> = I <sub>AR</sub> ; V <sub>DD</sub> =50)	135	mJ

Electrical characteristics STF18N60M2

## 2 Electrical characteristics

(T<sub>C</sub> = 25 °C unless otherwise specified)

Table 5. On /off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	I <sub>D</sub> = 1 mA, V <sub>GS</sub> = 0	600			٧
1	Zero gate voltage	V <sub>DS</sub> = 600 V			1	μΑ
DSS	$I_{DSS}$ drain current ( $V_{GS} = 0$ )	V <sub>DS</sub> = 600 V, T <sub>C</sub> =125 °C			100	μΑ
I <sub>GSS</sub>	Gate-body leakage current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 25 V			±10	μΑ
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$	2	3	4	٧
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 6.5 A		0.255	0.28	Ω

Table 6. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	791	-	pF
C <sub>oss</sub>	Output capacitance	V <sub>DS</sub> = 100 V, f = 1 MHz,	-	40	-	pF
C <sub>rss</sub>	Reverse transfer capacitance	$V_{GS} = 0$	-	5.6	-	pF
C <sub>oss eq.</sub> <sup>(1)</sup>	Equivalent output capacitance	$V_{DS} = 0$ to 480 V, $V_{GS} = 0$	-	164.5	-	pF
R <sub>G</sub>	Intrinsic gate resistance	f = 1 MHz, I <sub>D</sub> = 0	-	5.6	-	Ω
Qg	Total gate charge	V <sub>DD</sub> = 480 V, I <sub>D</sub> = 13 A,	-	21.5	-	nC
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> = 10 V	-	3.2	-	nC
Q <sub>gd</sub>	Gate-drain charge	(see Figure 15)	-	11.3	-	nC

C<sub>oss eq.</sub> is defined as a constant equivalent capacitance giving the same charging time as C<sub>oss</sub> when V<sub>DS</sub> increases from 0 to 80% V<sub>DSS</sub>

Table 7. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time		-	12	-	ns
t <sub>r</sub>	Rise time	$V_{DD} = 300 \text{ V}, I_D = 6.5 \text{ A},$ $R_G = 4.7 \Omega, V_{GS} = 10 \text{ V}$ (see <i>Figure 14</i> and <i>Figure 19</i> )	-	9	-	ns
t <sub>d(off)</sub>	Turn-off delay time		-	47	-	ns
t <sub>f</sub>	Fall time		-	10.6	-	ns

Table 8. Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		13	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		52	Α
V <sub>SD</sub> (2)	Forward on voltage	I <sub>SD</sub> = 13 A, V <sub>GS</sub> = 0	-		1.6	٧
t <sub>rr</sub>	Reverse recovery time	10.4 11/11 100.4/	-	305		ns
Q <sub>rr</sub>	Reverse recovery charge	$I_{SD} = 13 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s}$ $V_{DD} = 60 \text{ V (see Figure 16)}$	-	3.3		μC
I <sub>RRM</sub>	Reverse recovery current	Top = se t (see rigale re)	-	22		Α
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 13 A, di/dt = 100 A/μs	-	417		ns
Q <sub>rr</sub>	Reverse recovery charge	$V_{DD} = 60 \text{ V}, T_j = 150 ^{\circ}\text{C}$	-	4.6		μC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 16)	-	22		Α

<sup>1.</sup> Pulse width limited by safe operating area.

<sup>2.</sup> Pulsed: pulse duration = 300  $\mu$ s, duty cycle 1.5%

**Electrical characteristics STF18N60M2** 

#### **Electrical characteristics (curves)** 2.1

Figure 2. Safe operating area

AM15834v1 (A) 10 10μs 100µs 1ms 10ms Tj=150°C 0.1 Tc=25°C Single pulse 100 V<sub>DS</sub>(V) 0.1

Figure 3. Thermal impedance




Figure 4. Output characteristics




Figure 5. Transfer characteristics




Figure 6. Gate charge vs gate-source voltage




Figure 7. Static drain-source on-resistance





Figure 8. Capacitance variations

Figure 9. Normalized gate threshold voltage vs. temperature







Figure 10. Normalized on-resistance vs temperature

Figure 11. Source-drain diode forward characteristics








Figure 12. Normalized  $V_{(BR)DSS}$  vs temperature

Figure 13. Output capacitance stored energy





Test circuits STF18N60M2

## 3 Test circuits

Figure 14. Switching times test circuit for resistive load

Figure 15. Gate charge test circuit




Figure 16. Test circuit for inductive load switching and diode recovery times

Figure 17. Unclamped inductive load test circuit





Figure 18. Unclamped inductive waveform

Figure 19. Switching time waveform



47/

# 4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: <a href="https://www.st.com">www.st.com</a>. ECOPACK<sup>®</sup> is an ST trademark.



-*B*-Dia L6 L2 *L7* L3 F1 **L4** F2 Ε -G1-7012510\_Rev\_K\_B

Figure 20. TO-220FP drawing

Table 9. TO-220FP mechanical data

Dim		mm	
Dim.	Min.	Тур.	Max.
Α	4.4		4.6
В	2.5		2.7
D	2.5		2.75
E	0.45		0.7
F	0.75		1
F1	1.15		1.70
F2	1.15		1.70
G	4.95		5.2
G1	2.4		2.7
Н	10		10.4
L2		16	
L3	28.6		30.6
L4	9.8		10.6
L5	2.9		3.6
L6	15.9		16.4
L7	9		9.3
Dia	3		3.2

Revision history STF18N60M2

# 5 Revision history

Table 10. Document revision history

Date	Revision	Changes
04-Jun-2013	1	First release.
05-Jun-2013	2	<ul> <li>Added: note 2 in Table 2</li> <li>Modified: typical value for C<sub>iss</sub>, C<sub>oss eq</sub>, Q<sub>g</sub>, Q<sub>gs</sub>, Q<sub>gd</sub></li> <li>Modified: Figure 10 and 11</li> <li>Minor text changes</li> </ul>
28-Feb-2014	3	<ul> <li>Modified: note 1 in <i>Table 2</i></li> <li>R<sub>thj-case</sub> value in <i>Table 3</i></li> <li>Minor text changes</li> </ul>

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2014 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

