

3V Bus LVDS 1-to-6

Clock Buffer/Bus Transceiver



Features

- Master/Slave clock selection in a backplane application
- 160 MHz operation (typical)
- 100ps duty cycle distortion (typical)
- 50ps channel to channel skew (typical)
- 3.3V power supply design
- Glitch-free power on at CLKI/O pins
- Low Power design (16mA @ 3.3V static)
- Accepts small swing (300mV typical) differential signal levels
- Industrial temperature operating range (-40°C to +85°C)
- Packaging: (Pb-free & Green available)
 - -24-pin TSSOP(L)

Driver Mode Truth Table

Input				Output		
ŌĒ	DE	CrdCLK _{IN}	CLKI/O+	CLKI/O+ CLKI/O-		
L	L	L	L	Н	L	
L	L	Н	Н	L	Н	
Н	L	L	L	Н	Н	
Н	L	Н	Н	L	Н	
Н	Н	X	Z	Z	Н	

General Description


PI90LVB16 is a six-channel LVTTL clock distribution driver with 50 picosecond channel-to-channel skew. It translates one BLVDS (Bus Low-Voltage Differential Signaling) input signal into six LVTTLcompatible output signals for distribution to adjacent chips on the same board. The PI90LVB16 accepts BLVDS (300mV typical) differential input levels, and translates them to 3V CMOS output levels. The 160MHz PI90LVB16 can be the master clock, driving inputs of other clock I/O pins in a multipoint environment. It can also drive the BLVDS backplane with a separate channel acting as a return/ source LVTTL clock source. The master/slave clock selection of the driving source is controlled by the CrdCLK_{IN} and the $\overline{\rm DE}$ pins. An output enable pin \overline{OE} , when high, forces all CLK_{OUT} pins high. A backplane clock distribution network must be able to drive many transmission line stubs. The Bus LVDS feature of the PI90LVB16 is ideal for driving data transfers in large, high-performance backplane system applications. The device can be used as a source synchronous driver to distribute clock signals within data and telecommunications systems.

Receive Mode Truth Table

	Input					
ŌĒ	DE	CrdCLK _{IN} (CLKI/O+)-(CLKI/O-)		CLKOUT		
Н	Н	X	X	Н		
L	Н	X	VID ≥ 0.07V	Н		
L	Н	X	VID ≤ -0.07V	L		


L = Low Logic State; H = High Logic State; X = Irrelevant Z = High Impedance

Function Diagram





Connection Diagram



TSSOP Package Pin Description

Pin Name	Pin #	Type	Description	
CLKI/O+	6	I/O	True (Positive) side of the differential clock input.	
CLKI/O-	7	I/O	Complementary (Negative) side of the differential clock input.	
ŌE	2	I	\overline{OE} ; this pin is active Low. When High, this pin forces all CLK _{OUT} pin High. When Low, CLK _{OUT} pins logic state is determined by either the CrdCLKIN or VID at the CLKI/O pins with respect to the logic level at the \overline{DE} pin. This pin has a weak pullup device to V_{CC} . If \overline{OE} is floating, then all CLK _{OUT} pins will be High.	
DE	11	I	\overline{DE} ; this pin is active Low. When Low, this pin enables the CardCLK _{IN} signal to the CLKI/O pins and CLK _{OUT} . When High the Driver is 3-State, the CLKI/O pins are inputs and determine the state of the CLK _{OUT} pins. This pin has a weak pullup device to V_{CC} . If \overline{DE} is floating, then all CLKI/O pins are 3-State.	
CLK _{OUT}	13,15,17,19,21,23	О	O Six Buffered clock (CMOS) outputs.	
CrdCLK _{IN}	9	I	Input clock from Card (CMOS level or TTL level).	
V _{CC}	16,20,24	Power	V_{CC} ; Analog V_{CCA} (Internally separate from V_{CC} , connect externally or use separate power supplies). No special power sequencing required. Either V_{CCA} or V_{CC} can be applied first, or simultaneously apply both power supplies.	
GND	1,12,14,18,22	Ground	GND	
V _{CCA}	4	Power	Analog V_{CCA} (Internally separate from V_{CC} , connect externally or use separate power supplies). No special power sequencing required. Either V_{CCA} or V_{CC} can be applied first, or simultaneously apply both power supplies.	
GNDA	5,8	Ground	Analog Ground (Internally separate from Ground must be connected externally.	
NC	3,10		No Connects.	



${\bf Absolute\,Maximum\,Ratings}^{(1)}$

Supply Voltage Range, V _{CC}	0.3V to +4V
Enable Input Voltage (DE, OE, CrdCLK _{IN})	0.3V to +4V
Voltage(CLK _{OUT})	0.3V to (V _{CC} +0.3V)
Voltage(CLKI/O±)	-0.3 V to (V _{CC} +0.3V)
Driver Short Circuit Current	momentary
Receiver Short Circuit Current	momentary
Maximum Package Power Dissipation at +25°C	
TSSOP Package	1500mW
Derate TSSOP Package	8.2mW/°C above +25°C
θ _{JA}	95°C/W
θ _{JC}	30°C/W
Storage Temperature Range	65°C to +150°C
Lead Temperature Range (Soldering, 4s)	260°C
ESD Ratings: HBM ⁽²⁾	9kV
CLK _{OUT(0-5)}	≥2kV
CDM ⁽²⁾	
Machine Model ⁽²⁾	>200V

Recommended Operating Conditions

	Min.	Тур.	Max	Units	
Supply Voltage (V _{CC)}	+3.0	+3.3	+3.6	V	
$CrdCLK_{IN}, \overline{DE}, \overline{OE}$ Input Voltage	0		V_{CC}	V	
Operating Free Air Temperature (Ta	A) -40	24	+85	$^{\circ}$ C	



DC Electrical Characteristics

Over Supply Voltage and Operating Temperature ranges, unless otherwise specificed^(3,4)

Symbol	Parameter	Conditions	Pin	Min.	Тур.	Max.	Units
V _{TH}	Input Threshold High				25	75	
V_{TL}	Input Threshold Low			-70	-35		mV
VCMR	Common Mode Voltage Range ⁽⁵⁾	VID = 250mV peak-to-peak	CLKI/O+, CLKI/O–	V _{ID} /2		2.8 - V _{ID} /2	V
$I_{\rm IN}$	Input Current	$V_{IN} = OV \text{ to } V_{CC}, \overline{DE} = V_{CC}, \overline{OE} = V_{CC},$ Other Input = 1.2V ±50mV		-10	±5	+10	μА
V _{OH1R}	Output High Voltage	$VID = 250 \text{mV}, I_{OH} = -1.0 \text{mA}$		V _{CC} -0.2	2.9		
V _{OH2R}	Output High Voltage	VID =250mV, I _{OH} = -6mA		V _{CC} -0.6	2.5		V
V _{OL1R}	Output Low Voltage	$I_{OL} = 1.0 \text{mA}, \text{ VID} = -250 \text{mV}$	CIKorm		0.04	0.1	•
V _{OL2R}	Output Low Voltage	I_{OL} =6mA, VID = -250mV	CLK _{OUT}	0	0.22	0.4	
I _{ODHR}	CLK _{OUT} Dynamic	$VID = +250 \text{mV}, V_{OUT} = V_{CC} - 1 \text{V}$		-16	-24	-34	- mA
I _{ODLR}	Output Current ⁽⁶⁾	VID = -250mV, V _{OUT} = 1V		14	25	37.5	
V _{IH}	Input High Voltage		DE, OE,	2.0		V _{CC}	· V
V _{IL}	Input Low Voltage		CrdCLK _{IN}	GND		0.8	
I_{IH}	Input High Current	$V_{\rm IN} = V_{\rm CC}$ or 2.4V		-6	4	6	
I_{IL}	Input Low Current	$V_{\rm IN} = {\rm GND} \ {\rm or} \ 0.4 {\rm V}$	OE, DE	-20	11	+20	μA
I _{INCRD}	Input Current	$V_{\rm IN} = 0V$ to $V_{\rm CC}$, $\overline{\rm OE} = V_{\rm CC}$	CrdCLK _{IN}	-5		5	
V _{CL}	Input Voltage Clamp	$I_{OUT} = -1.5 \text{mA}$	OE, DE, CrdCLK _{IN}	-0.8			V
I_{CC}	No Load Supply Current Outputs Enabled, No VID Applied	$\overline{OE} = \overline{DE} = 0V$, $CrdCLK_{IN} = V_{CC} \text{ or GND}$, $CLKI/O(\pm) = Open$ $CLK_{OUT} (0.5) = Open Circuit$				10	
I _{CC1}	No Load Supply Current Outputs Enabled, VID over Common Voltage Range	$\overline{OE} = GND, \ \overline{DE} = V_{CC},$ $CrdCLK_{IN} = V_{CC} \text{ or GND,}$ $VID = 250\text{mV } (0.125\text{V VCM } 2.275\text{V})$ $CLK_{OUT}(0.5) = Open Circuit$	V _{CC}			6	mA
I _{CCD}	Driver Loaded Supply Current	$\begin{array}{l} \overline{DE} = \overline{OE} = 0V, \\ CrdCLK_{IN} = V_{CC} \text{ or GND,} \\ R_L = 37.5\Omega \text{ between CLKI/O+} \\ and CLKI/O-, CLK_{OUT} (0.5) = Open Circuit \end{array}$		16		21	



DC Electrical Characteristics (continued)

Over Supply Voltage and Operating Temperature ranges, unless otherwise $specificed^{(3,4)}$

Symbol	Parameter	Conditions	Pin	Min.	Тур.	Max.	Units
V _{OD}	Driver Output Differential Voltage			250	350	450	V
ΔV_{OD}	Driver V _{OD} Magnitude Change				2	20	- mV
V _{OS}	Driver Offset Voltage	$ \frac{R_L}{\overline{DE}} = 37.5\Omega, \text{ Figure 5} $ $ \frac{R_L}{\overline{DE}} = 0V $		1.1	1.25	1.5	V
ΔV_{OS}	Driver Offset Voltage Multitude Change				1	20	mV
V_{OHD}	Driver Output High				1.4	1.8	V
V _{OLD}	Driver Output Low		CLKI/O+,	0.8	1.05		
I _{OS1D}	Driver Differential Short Circuit Current ⁽⁶⁾	$CrdCLK_{IN} = V_{CC}$ or GND, $VOD = 0V$, (outputs shorted together), $\overline{DE} = 0V$	CLKI/O-		±13	±17	
I _{OS2D}	Driver Differential Short	$CrdCLK_{IN} = GND, \overline{DE} = 0V, CLKI/O+ = V_{CC}$			11	17	
I _{OS3D}	Circuit Current to V _{CC} ⁽⁶⁾	$CrdCLK_{IN} = V_{CC}, \overline{DE} = 0V, CLKI/O- = V_{CC}$			10	17	mA
I _{OS4D}	Driver Differential Short	$CrdCLK_{IN} = V_{CC}, \overline{DE} = 0V, CLKI/O+ = 0V$			-15	-17	
I _{OS5D}	Circuit Current to GND ⁽⁶⁾	$\overline{\text{CrdCLK}_{\text{IN}} = \text{GND}}, \overline{\text{DE}} = 0\text{V}, \text{CLKI/O-} = 0\text{V}$			-15	-17	
I _{OFF}	Power Off Leakage Current	$V_{CC} = 0V$ or Open, $V_{APPLIED} = 3.6V$				±20	μА

Switching Characteristics

Differential Receiver Characteristics

Over Supply Voltage and Operating Temperature ranges, unless otherwise specificed^(7,8)

Symbol	Parameter	Conditions	Min.	Typ. (1)	Max.	Units
t _{PHLDR}	Differential Propagation Delay High to Low. CLK _{I/O} to CLK _{OUT}		1.3	2.6	3.8	
t _{PLHDR}	Differential Propagation Delay Low to High. CLK _{I/O} to CLK _{OUT}		1.3	2.6	3.8	ns
t _{SK1R}	Duty Cycle Distortion ⁽¹⁰⁾ pulse skew, tPLH - tPHL	$C_L = 15pF$		5	400	ps
t _{SK2R}	Channel-to-Channel Skew; Same Edge(11)	VID = 250 mV		5	80	
t _{SK3R}	Part-to-Part Skew ⁽¹²⁾	Figures 1 & 2			TBD	
t _{TLHR}	Transition Time Low-to-High ⁽⁹⁾ , (20% to 80%)		1.0	1.4	2.4	
t_{THLR}	Transition Time High-to-Low ⁽⁹⁾ , (80% to 20%)		1.0	1.3	2.4	ns
t _{PLHOER}	Propagation Delay Low-to-High (OE to CLK _{OUT})	$C_{\rm L} = 15 \rm pF$	1.0	2.1	3.2	
t _{PHLOER}	Propagation Delay High-to-Low (OE to CLK _{OUT})	Figures 3 & 4	1.0	2.1	3.2	
f_{MAX}	Maximum Operating Frequency ⁽¹⁵⁾		100	160	·	MHz



Switching Characteristics

Differential Driver Timing Requuirements

(Over supply voltage and operating temperature ranges, unless otherwise specificed^(7,8)

Symbol	Parameter	Conditions	Min.	Typ. (1)	Max.	Units
t _{PHLDD}	Differential Propagation Delay High to Low. CrdCLK _{IN} to CLKI/O	$C_L = 15pF$	1.0	1.5	2.2	
t _{PLHDD}	Differential Propagation Delay Low to High. CrdCLK _{IN} to CLKI/O	$R_L = 37.5\Omega$ Figures 6 & 7	1.0	1.3	2.2	ns
t _{PHLCrd}	CrdCLK _{IN} to CLK _{OUT} Propagation Delay High to Low	$C_L = 15pF$	2.0	2.8	4.5	113
t _{PLHCrd}	$\operatorname{CrdCLK}_{\operatorname{IN}}$ to $\operatorname{CLK}_{\operatorname{OUT}}$ Propagation Delay Low to High	Figures 8 & 9	2.0	2.8	4.5	
t _{SK1D}	Differential Skew t _{PLH} - t _{PHL} (13)				600	ps
t _{SK2D}	Differential Part-to-Part Skew ⁽¹⁴⁾	$C_L = 15 pF$			TBD	
$t_{ m TLHD}$	Differential Transition Time ⁽⁹⁾ , (20% to 80%)	Figures 6 & 7	0.2	0.35	0.65	
t_{THLD}	Differential Transition Time ⁽⁹⁾ , (80% to 20%)		0.2	0.35	0.65	
t _{PHZD}	Transition Time Low to 3-State. $\overline{\rm DE}$ to CLKI/O	$V_{IN} = 0V$ to V_{CC}			2.6	ns
$t_{\rm PLZD}$	Transition Time Low to 3-State. $\overline{\rm DE}$ to CLKI/O	$C_{\rm L} = 15 \rm pF$			2.6	
t _{PZHD}	Transition Time 3-State-to-High. $\overline{\rm DE}$ to CLKI/O	$R_L = 37.5\Omega$			4.3	
t _{PZLD}	Transition Time 3-State-to-Low. \overline{DE} to CLKI/O	Figures 10 & 11			3.6	
f_{MAX}	Maximum Operating Frequency ⁽¹⁵⁾		100	160		MHz

Notes:

- 1. "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. These ratings are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" specifies conditions of device operation.
- 2. ESD Rating: ESD qualification is performed per the following: HBM (1.5k Ω , 100pF), Machine Model (250V, 0 Ω), IEC 1000-4-2. All V_{CC} pins connected together, all ground pins connected together.
- 3. Current into device pins are defined as positive. Current out of device pins defined as negative. All voltages are referenced to ground except VID, VOD, VTH, and VTL
- 4. All typicals are given for: $V_{CC} = +3.3V$ and $T_A = +25$ °C.
- 5. The VCMR range is reduced for larger VID. Example: If VID=400 mV, then VCMR is 2V to 2.2VAVID up to |V_{CC}-0V| may be applied between the CLKI/O+ and CLKI/O- inputs, with the Common Mode set to V_{CC}/2.
- 6. Only one output should be momentarily shorted at a time. Do not exceed package power dissipation rating.
- 7. C_L includes probe and fixture capacitance.
- 8. Generator waveform for all tests unless otherwise specified: f = 25 MHz, $Zo = 50\Omega$, $t_r = 1$ ns, $t_f = 1$ ns (10%–90%). To ensure fastest propagation delay and minimum skew, clock input edge rates should not be slower than 1ns/V; control signals not slower than 3ns/V. In general, the faster the input edge rate, the better the AC performance,
- 9. All device output transition times are based on characterization measurements and are guaranteed by design.
- 10. t_{SKIR} is the difference in receiver propagation delay |t_{PLH}-t_{PHL}| of one device, and is the duty cycle distortion of the output at any given temperature and V_{CC}. The propagation delay specification is a device-to-device worst case over process, voltage and temperature.
- 11. t_{SK2R} is the difference in receiver propagation delay between channels in the same device of any outputs switching in the same direction. This parameter is guaranteed by design and characterization.
- 12. t_{SK3R} part-to-part skew, is the difference in receiver propagation delay between devices of any outputs switching in the same direction. This specification applies to devices over recommended operating temperature and voltage ranges, and across process distribution. t_{SK3R} is defined as Max-Min differential propagation delay. This parameter is guaranteed by design and characterization.
- 13. t_{SK1D} is the difference in driver propagation delay |t_{PLH}-t_{PHL}| and is the duty cycle distortion of the CLKI/O outputs.
- 14. t_{SK2D} part-to-part skew, is the difference in driver propagation delay between devices of any outputs switching in the same direction. This specification applies to devices over recommended operating temperature and voltage ranges, and across process distribution. t_{SK2D} is defined as Max-Min differential propagation delay.
- 15. Generator input conditions: $t_r t_f < 1ns$, 50% duty cycle, differential (1.10V to 1.35V pk-pk). Output Criteria: 60%/40% duty cycle, $V_{OL}(max)$ 0.4V, $V_{OH}(min)$ 2.7V, Load 7pF (stray plus probes).

08-0295 6 PS8536C 11/11/08






Figure 1. Receiver Propagation Delay and Transition Time Test Circuit




Figure 2. Receiver Propagation Delay and Transition Time Waveforms

08-0295 7 PS8536C 11/11/08






Figure 3. Output Enable (OE) Test Circuit




Figure 4. Output Enable (OE) Delay Waveforms

08-0295 8 PS8536C 11/11/08






Figure 5. Differential Driver DC Test




Figure 6. Driver Propagation Delay Test Circuit




Figure 7. Driver Propagation Delay and Transition Time Waveforms

08-0295 9 PS8536C 11/11/08






Figure 8. CrdCLK_{IN} Propagation Delay Time Test Circuit




Figure 9. CrdCLK_{IN} Propagation Delay Time Waveforms

10 PS8536C 11/11/08






Figure 10. Driver 3-State Test Circuit





Figure 11. Driver 3-State Waveforms

08-0295 1 1 PS8536C 11/11/08



24-Pin TSSOP(L) Package



Ordering Information

Ordering Code Package Code		Package Type	Operating Range	
PI90LVB16LE	I90LVB16LE L Pb-free & Green, 24-pin TSSOP		−40°C to 85°C	

Pericom Semiconductor Corporation • 1-800-435-2336 • http://www.pericom.com